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Abstract 
 
Offshore wind turbines are preferred rather than onshore ones for their 
numerous advantages, such as land saving, higher wind speeds and higher 
power generation. However, AC power transmission would fail to deliver 
the generated power economically over distances longer than 80 kilometres 
using submarine cables. The more feasible option is to use High Voltage DC 
(HVDC) power transmission for offshore wind generation. Unlike AC 
transmission systems that have established power and current flow control 
methods, DC power transmission systems have only reliable power flow 
control techniques for point to point systems, which makes it one of the 
challenges preventing realisation of Multi Terminal HVDC grids (MT-
HVDC) as cables may be subjected to higher currents causing overloading 
and thermal problems. Different HVDC power flow control schemes are 
suggested by controlling the AC/DC converters such as voltage droop 
control and voltage margin control. Other methods of power and current flow 
control based on the connection of new power electronic equipment to the 
grid have been also proposed.  
 
This thesis presents operation and control of an IGBT based Current Flow 
Controller (CFC) for MT-HVDC grid applications. The CFC is studied in its 
preliminary two-port configuration and possible modes of operation and 
dynamic models are produced. An extended topology is proposed to allow 
the CFC to be connected to more than two cables at a time. Although the 
proposed extended CFC topology is simple in construction and gave 
acceptable results in most case studies, it has shown some drawbacks in 
certain case studies where controlled currents have significant differences in 
magnitudes. To resolve this problem, a generalized Modular CFC (MCFC) 
topology is proposed which allows each current to be controlled 
IV 
 
 
 
 
 
 
independently and overcome the extended topology’s drawback. Moreover, 
a reduced count switch count topology is proposed which reduces the MCFC 
cost by half in cases of unidirectional current flow control.  
All proposed control strategies and topologies are validated using both 
computer simulation through MATLAB/SIMULINK and PSCAD/EMTDC 
software packages and experimental validation through Rapid Control 
Prototyping (RCP) with the aid of Opal RT real time simulator. Studies 
carried throughout this thesis show that the proposed MCFC may play an 
important role in current flow control applications in MT-HVDC grids due 
to its low cost, small footprint and accurate performance. 
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1.1 Background 
As more people continue to migrate from rural villages to big cities, the demand for 
new electrical power installations has increased rapidly in recent years [1]. 
Conventional fossil fuels such as coal, gas and oil are still the main sources of energy 
supply for electrical power generation. Although using these types of fuels results in 
producing the cheapest electricity, their high carbon emissions makes them the main 
contributor to environmental degradation that is clearly noticed in climate change 
problems [2]. Additionally, fossil fuels are not renewable and are expected to run 
out in the future [3]. Nuclear energy is considered to be another highly efficient, 
reliable and economically competitive energy source for electrical power generation 
[4]. However, nuclear energy has several political problems and long term 
environmental concerns, such as the catastrophic events of Ukrainian Chernobyl 
disaster in 1986 and Fukushima Daiichi nuclear disaster in Japan in 2011[5]. As a 
result, clean and renewable energy sources such as hydro, wind, solar and biomass 
became more attractive and several leading countries such as the United States and 
the United Kingdom have planned to increase the installed capacity of renewable 
energy resources dramatically over the upcoming few years. Some other countries 
such as Germany chose to abandon nuclear energy in favour of renewable energy 
[6]. 
In 2015, 28.9 GW of new power generating capacity was installed in the EU, 2.4 
GW more than in 2014. Wind power was the energy technology with the highest 
installation rate in 2015: 12.8 GW as shown in Figure 1.1, accounting for 44% of all 
new installations. Solar PV came second with 8.5 GW (29% of 2015 installations) 
and coal came third with 4.7 GW (16%). Gas installed 1.9 GW (6.4 % of total 
installations), hydro 238.5 MW (0.8%), biomass 232.4 MW (0.8%), waste 118.5 
MW, nuclear 100 MW, geothermal 4.3 MW and ocean 4.1 MW. Peat and fuel oil 
did not install any capacity in 2015. During 2015, Member States decommissioned 
8 GW of coal capacity, 4.3 GW of gas, 3.3 GW of fuel oil, 1.8 GW of nuclear energy 
capacity, 518 MW of biomass and 281 MW of wind energy [7]. 
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Figure 1.1 Share of new power capacity installations in EU in 2015. Total of 28.9 
GW [7]. 
 
1.1.1 Current developments in wind energy 
Wind energy has been utilized since early ages of ancient humans in 5000 BC when 
boats used wind to sail the river Nile. Also wind mills have converted the kinetic 
energy of wind into mechanical energy since 200 BC, where it was used for pumping 
water and grinding in china [8], [9]. In the early 1970s, wind energy started to gain 
interest for electrical power generation on a small scale as a result of the oil crisis. 
However, things changed in the 1990s and wind energy emerged as one of the 
leading sustainable energy resources [10]. 
Wind power generation gained more attention than other renewable energy 
resources as it is considered to have a low environmental impact [8], [10], [11]. The 
reasons can be summarized as follows: 
 It offers a low cost alternative for fossil fuels. 
 It does not consume any fuel or water and it does not produce any emissions. 
 Has good lifetime expectancy of 20–25 years and breaks even its cost in three 
to six months of generation [7], [12], [13]. 
 It utilizes less land area per kilowatt-hour of power generation when 
compared to other resources. 
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 The wind energy conversion systems (WECS) have experienced a massive 
technological boost in recent years, increasing its efficiency and reliability. 
In the 1990s, a single wind turbine was rated at a few kWs; now a single wind turbine 
can be rated up to 8 MW such as the Vestas V164 turbine introduced in 2014 [14]. 
Figure 1.2 shows the evolution of wind turbine diameter length and the power 
electronics from 1980 to 2018 [15]. 
 
Figure 1.2 Evolution of wind turbine diameter length and it’s power electronics 
[15]. 
 
During 2015, 13.8 GW of wind power was installed across Europe, 5.4% more than 
in the previous year. 12.8 GW of it was in the European Union. Of the capacity 
installed in the EU, 9.7 GW was onshore and 3 GW was offshore. In 2015, the annual 
onshore market decreased in the EU by 7.8 %, and offshore installations more than 
doubled compared to 2014. Overall, EU wind energy annual installations increased 
by 6.3% compared to 2014 installations. Germany was the largest market in 2015 in 
terms of annual installations, installing 6 GW of new capacity; 38% of total capacity 
was installed in Germany. Poland came second with 1.2 GW, more than twice the 
annual installations in 2014 and one quarter of its national cumulative capacity at 
the end of 2015. France was third with 1.1 GW and the UK was fourth with 975 
MW, 59% of which was offshore (572 MW). Almost half of the new capacity 
installed in 2015 came from the pioneering markets of Germany and Denmark. This 
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is mainly due to the stability of the regulatory frameworks in these countries, which 
gives investors visibility on cash flows of future projects and favours investments in 
wind energy. 47% of all new EU installations in 2015 took place in Germany and 
73% occurred in the top four markets, a similar trend to the one seen in 2014. 
Offshore wind accounted for 24% of total EU wind power installations in 2015, 
double the share of annual additions in 2014. This confirms the growing relevance 
of the offshore wind industry in the development of wind energy in the EU [7]. 
Figure 1.3 shows the EU market shares for new wind energy capacities installed 
during 2015. 
 
 
Figure 1.3 EU member state market share of new wind energy capacity installed 
during 2015 (MW), total 12.8 GW [7]. 
 
1.1.2 Offshore wind energy  
As the wind technology emerged and the demand for more land use to install new 
wind farms increased, the idea of forming offshore wind generation platforms 
evolved [16]. In addition, offshore wind energy projects have one big advantage over 
the wind energy projects on land, namely more frequent and more powerful wind. 
Some recent studies have shown that offshore wind blow 40 percent more often than 
wind on land which means that in the future offshore wind farms can easily outpace 
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wind projects on land in terms of installed capacity [17]. However, the major 
disadvantage of offshore wind farms is high construction costs and complex logistics 
[16]. Structures in offshore wind energy projects need to be strong enough in order 
to withstand rough weather conditions; the cost of installing an offshore wind turbine 
was estimated to be double of that onshore per megawatt of capacity in 2010 [18]. 
Consequently, wind farms need to be large, or otherwise they are not economically 
viable. Figure 1.4 shows the global cumulative offshore wind capacity, where it can 
be noted that the United Kingdom is leading the charts by more than 5 GW of 
installed capacity, followed by Germany, Denmark, China, Belgium, Netherlands 
and Sweden [19]. 
 
Figure 1.4 Global cumulative offshore wind capacity and annual cumulative 
capacity (2015) [19]. 
1.2 Research Motivation 
When offshore wind farms are built far into the sea, High Voltage Direct Current 
(HVDC) is the most viable way to transmit the generated power to shore [20]. 
However, almost all the available HVDC interconnections are point to point. Data 
presented in Figure 1.4, indicates that offshore wind energy farms are being installed 
extensively by European countries in the North Sea area. As a result, industry leaders 
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and research pioneers proposed the idea of interconnecting such farms with multi 
terminal HVDC (MT-HVDC) connections and forming the so called “European DC 
super grid” [21], [22] as shown in Figure 1.5. 
 
Figure 1.5 Proposed European super grid [21]. 
 
The collaboration between industry and researchers conducted a joint research group 
called “friends of the super grid” to work on practically realizing this idea. However, 
several challenges arose [23], [24] such as the following:  
 Absence of reliable DC protection schemes and equipment that are needed 
to protect the system against Faults. 
 The need of DC-DC high voltage transformer, to intertie connections with 
different voltage levels. 
 Absence of power and current flow control methods. The control of the 
flowing current is important to prevent cables overloading and damage and 
to achieve dispatch orders. 
This research project focuses on contributing to the MT-HVDC concept by offering 
a solution of precise current flow control in DC grids. 
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1.3 Research Aim and Objectives 
This research studies an IGBT based Modular Current Flow Controller (MCFC) 
for application in MT-HVDC grids, with the aim of developing a feasible power 
electronic current control and limiting solution that can be implemented 
practically to prevent cables overloading and facilitate maintenance. To achieve 
this aim, the following objectives were set for this investigation: 
 
 To perform a literature review to study AC/DC converter topologies, 
multi terminal HVDC grid configuration and available power and 
current flow control methods, especially methods proposed by 
industry. 
 
 To investigate the available current flow controller (CFC) topology 
in order to develop all possible operating modes, mathematical model 
and appropriate control circuits. 
 
 
 To achieve autonomous operation of the CFC by designing operating 
mode detection and change control unit, giving it the ability to 
operate continuously even under sudden load changes. 
 
 To develop a generalized topology to be applied for large MTDC 
grids and a reduced switch count topology for unidirectional power 
flow applications. 
 
 To validate all the developed operating modes, control strategies and 
topologies through both computer simulations and scaled down 
experimental prototyping. 
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1.4 Thesis Structure 
This thesis consists of seven chapters as follows: 
 Chapter 1: Introduces the thesis, includes a background on development of 
wind energy and multi terminal HVDC grids, research motivation and finally 
research aims and objectives. 
 Chapter 2: Discusses current AC/DC converter topologies used in HVDC, 
MTDC grid configurations and challenges preventing their realisation. 
 Chapter 3: Reviews existing current and power flow control methods through 
either the AC/DC converter control or applying addition equipment to the 
grid. 
 Chapter 4: Presents the proposed current flow controller operating principle, 
modes of operation, mathematical model, control strategies, extended three-
port topology and computer simulation results. 
 Chapter 5: Presents the proposed modular generalized topology and reduced 
switches count topology of the CFC, and their validation through computer 
simulation. 
 Chapter 6: Scaled down laboratory prototype details are demonstrated, and 
all proposed topologies and control schemes are validated experimentally. 
 Chapter 7: Presents general conclusions, summary of contributions and 
recommendations for future research. 
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2.1 Introduction 
The modern configuration of electrical power generation, transmission and 
distribution systems has been changed significantly with the increased integration of 
advanced technologies and power electronics when compared with the conventional 
power system. In recent decades, new technologies such as smart grids (demand side 
management, bi-directional smart meters, etc.), Flexible AC Transmission Systems 
(FACTS) and new renewable power resources such as solar, wind, tidal and wave 
energy have been added gradually to the power system to enhance its functionality, 
reliability and continuity. Solar and wind energy, especially offshore, are considered 
to be the leading alternatives to conventional fossil fuel based systems in Europe 
generally and in the North Sea area in particular. 
This chapter reviews the re-emergence of High Voltage Direct Current 
(HVDC) power transmission as a serious rival to High Voltage AC (HVAC) 
transmission and AC grid. Three AC/DC power converters topologies, Line 
Commutated Converters (LCC), Voltage Source Converters (VSC) and Modular 
Multilevel Converters (MMC) are reviewed as they form the core of any HVDC 
transmission network. The possible configurations that are available for forming 
multi-terminal DC grids are also discussed along with challenges that need to be 
overcome for the practical realisation of DC grids. 
2.2 High Voltage DC Transmission 
HVDC has been a power transmission option since early 1950s, where the 
world’s first HVDC commercial transmission line was installed between Gotland 
and the Swedish mainland [25]–[27]. Since then, HVDC started to attract researchers 
and industry to investigate its feasibility and whether it can be a better substitute to 
conventional HVAC transmission. Until now, most European offshore wind farms 
are interconnected to the grids with HVAC [28], as each specific wind farm case in 
terms of network configuration and power rating play an important role in choosing 
the best solution. The main advantages that HVDC [28], [29] can offer when 
compared to HVAC can be summarized as follows: 
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 Ease of interconnecting two asynchronous grids, for example, the back to 
back HVDC link between Brazil and Argentina. By connecting two back to 
back AC/DC converters, AC power is converted to DC and then back to AC 
with the desired frequency, facilitating power exchange between 50Hz and 
60Hz grids. 
 Ease of active power control in point to point links.  
 Lower power losses and cost over long distances of power transmission; in 
particular, in submarine transmission. This is the major factor that 
contributes toward HVDC to take over HVAC in offshore wind farm to grid 
connections. Figure 2.1 illustrates the cost against transmission distance for 
both overhead and submarine cable transmission. HVAC is more economical 
in shorter distances as the total cost is low when compared to the high cost 
of HVDC converter stations. Nevertheless, DC underwater cables rated to 
transfer an equal amount of power at lower costs than their three-wire AC 
rivals. On the other hand, transmitting power to long distances is more 
economical with HVDC as there are no reactive power compensators needed 
similar to when transporting via HVAC.As a result, HVDC is usually more 
economical when transmitting power using submarine cables for distances 
more than 70km [30]. 
Cost
Transmission 
distanceBreak even distance
AC line 
cost
AC Terminal 
cost
DC line 
cost
DC Terminal 
cost
Total HVAC cost
Total HVDC cost
 
Figure 2.1: Power transmission cost versus distance with both HVDC and HVAC 
solutions. 
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The increase of more remote offshore wind farms as well as the desire for 
establishing international interconnections in the North Sea area [31]–[33] require 
long transmission networks and reliable power flow controllability. The large shunt 
capacitance of submarine cables affects HVAC connections causing stability 
problems and require large reactive power compensation equipment [28]. For these 
reasons, HVDC became the best available option for forming not only point to point 
connections, but also offshore multi terminal HVDC power transmission networks. 
2.3 High Voltage DC Converter Stations 
2.3.1 Line commutated current source converter 
The most recognized and generally utilized in conventional HVDC power 
transmission is thyristor valve based three phase line commutated converter (LCC) 
or also known as 6 pulse Graetz bridge shown in Figure 2.2 [34]–[36]. LCC can 
transmit power in both directions where it can be operated in inverter or rectifier 
modes by changing the firing angle. If the firing angle is set to less than 90°, the 
converter is operated in rectification mode and transmits power from the AC side to 
the DC side. If the firing angle is set to a value between 90° and 180°, it can be 
operated as an inverter and power is transmitted from the DC side to the AC side. 
The high reliability, low cost technology and high power capability have put the 
LCC in a leading position when it comes to market share [37]. A widely used 
configuration of LCC is back to back HVDC transmission system shown in Figure 
2.3. One major drawback of LCC based HVDC is that it suffers from low order 
harmonics which need to be treated through installing additional large passive filters. 
[38]. Despite the low cost and high efficiency of passive filters, they are still limited 
to specific frequencies. Moreover, they are affected by the system impedance [39] 
and consume large amount of reactive power due to the operation with AC current 
lagging the voltage[36], [40].  
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Figure 2.2: Three phase line commutated converter topology. 
Rectifier 
station
AC grid 2AC grid 1 Inverter 
station
 
Figure 2.3: Back to back LCC based HVDC system. 
 
To overcome these drawbacks, active filters have been proposed for LCC based 
HVDC systems as shown in Figure 2.4 as they are able to compensate the distorted 
current waveforms produced by the LCC [39], but on the other hand, more switching 
losses are introduced to the system as a result [34] and large footprints are lost. Also, 
a LCC needs to be connected to a strong AC grid to guarantee successful 
commutation otherwise operational problems may occur if connected to a weak 
system. 
LCC HVDC converters are invariably 12 pulse as shown in Figure 2.5, where two 6 
pulse LCC are displaced in phase by 30° [35], which leads to 12 pulse operation. 
The increased number of pulses eliminate all 6n±1 harmonics; 5th, 7th, 11th and 13th 
harmonics. 
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Figure 2.4: Active filter connected to LCC-HVDC system. 
 
Another similar converter topology proposed is the Capacitor Commutated 
Converter (CCC) where series capacitors are connected between the converter and 
the AC grid (see Figure 2.6) allowing connection to weak AC grids, and overcoming 
LCC’s commutation problem [41]. 
 
VDC
+
-
Va
Vb
Vc
 
Figure 2.5: 12 pulse Line Commutated Converter circuit topology. 
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Figure 2.6: Circuit topology of Capacitor Commutated Converter (CCC). 
 
 
 
 
2.3.2 Self-commutated voltage source converter 
As its name implies, self-commutated Voltage Source Converters (VSC) use self-
commutating switches such as Gate Turn Off Thyristors (GTO) or Insulated Gate 
Bipolar Transistors (IGBT), as shown in Figure 2.7 [42]. Switches can be switched 
on or off at any time by on/off gating signals, which is a great advantage in 
comparison with LCC’s thyristor valves which can only be turned off by reducing 
the anode current below zero [42]. Anti-parallel diodes need to be connected with 
VSC’s switches as IGBTs can only block voltage and permit current in one direction 
[43], and these diodes provide the ability to dissipate current in the other direction. 
VSCs give better waveforms as it can be operated in high frequencies, typically 
around 1 kHz, to get rid of low order harmonics [36]. Another important advantage 
of VSC technology is that it allows both active and reactive power control 
independently from each other and DC voltage level [40], allowing VSC converters 
to be installed at any point in the AC grid without the need of reactive power 
compensation as well [36]. 
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Figure 2.7: Three phase two level self-commutated – Voltage Source Converter 
(VSC). 
One of the features that attracted researchers and industry leaders to the VSC 
technology is that it behaves as an amplitude and phase angle controlled voltage 
source [43], allowing the instant reversal of active power if needed, which gives 
VSC more potential to act in the converter role in futuristic MTDC grids when 
compared to LCC [42]. VSCs can also be connected in back to back configuration 
as shown in Figure 2.8. However, 2 - level VSC converters in its conventional form 
still need bulky DC link capacitors. VSCs also offer lower power capacities and 
higher switching losses when compared to LCC converters. 
Rectifier 
station
AC grid 2AC grid 1 Inverter 
station
 
Figure 2.8: Back to back connection using VSC converters. 
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2.3.3 Multi-level converter topologies 
Voltage source converters are thought to be the best choice for the future industry 
applications for HVDC transmission systems [44]. However, conventional 
topologies of two-level VSC still suffer from significant drawbacks such as poor 
performance in case of DC link faults [45], [46]. 
To make VSCs more feasible, several multi-level converter topologies have been 
introduced by researchers offering similar but upgraded operation to that of 
conventional VSC and providing features such as lower voltage stress on IGBT’s, 
low dv/dt, and suppression of low order frequency harmonics and hence decreasing 
AC side filter footprint and cost [47], [48]. Diode clamped multilevel converter was 
first introduced in 1980 by [49] and afterwards extended to N levels topology in 
1983 by [50]. Flying capacitor multilevel converter is another topology introduced 
in the early 1990s by [51], [52]. Both topologies suffered from DC link capacitors 
voltage imbalance, complexity with higher levels and vulnerability to the effect of 
system impedance [53]. Modular multi-level converters (MMC) emerged firstly in 
its half-bridge configuration in [54] and offered several advantages such as minimal 
conversion power losses when compared to other earlier VSC topologies, offer 
modular functionality to increase voltage level as desired, easy capacitors voltage 
balancing feature and higher system redundancy [55]. Unfortunately, half bridge 
MMCs suffer from AC inrush currents during DC link faults and are capable of 
operating in buck mode that does not provide active power to the AC grid when the 
DC link voltage decreases under the peak value of line AC voltage [55].  
Full bridge MMC was introduced later on which offers similar advantages in 
addition to the ability of DC faults ride through and the voltage support capability 
to the AC grid during faults [56]. Also, H-bridge MMC cells can produce bipolar 
output voltage +Vc or –Vc which gives it another reason to be utilized in HVDC 
transmission and renewable energy interconnecting when compared to unipolar +Vc 
output of half bridge MMCs. 
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Hybrid cascaded H-bridge multilevel converter was proposed as a special type of 
converter [57]. It offers multilevel output voltage waveform with less number of 
cells, but still has limited capabilities in interrupting DC faults and AC inrush current 
and the voltage stress on each switch is relatively high which in turn limits the 
application of such converter in HVDC transmission systems [58]. The next 
subsections discuss multilevel converters in more details. 
2.3.3.1 Diode clamped multilevel converter 
The topology of the diode clamped multilevel converter is formed of clamping 
diodes and series DC capacitors, each phase of n-level converter (n-1) capacitors are 
connected in series across the DC side and 2x(n-1) switches are present along with 
(n-1)x(n-2) clamping diodes. This topology is capable of producing n levels of phase 
voltage in normal operation [59]. The single phase, three level diode clamped 
converter topology shown in Figure 2.9 consists of four IGBT switches (S1, S2, S3 
and S4) each with its own anti parallel freewheeling diode (D1, D2, D3 and D4 
respectively) allowing current flow capability in both directions. Each capacitor is 
subjected to voltage ½ Vdc and the neutral point G is set between both capacitors. 
These DC link capacitors are charged or discharged when current ig flows into the 
neutral causing neutral-point voltage distortion [53]. 
VDC
+
-
S1
S2
S3
S4
Vo
ig
 
Figure 2.9: Single phase three-level diode clamped converter. 
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The output voltage of this converter Vo is produced by three switching stages. First, 
when switches S1 and S2 are on and S3 and S4 are off, the output is ½ Vdc. Second, 
when S2 and S3 are on and S1 and S4 are off, the output voltage is equal to zero. 
Finally, when S3 and S4 are the only switches that are on, the output voltage is -½ 
Vdc. The clamping diodes role is to clamp the voltage to ½ Vdc on each switch that is 
turned off  [60]. The topology of the diode clamped converter is relatively complex 
making it difficult to be constructed in a high number of levels with high number of 
clamping diodes limiting its practical implementation in high voltage applications 
[61]. As the levels exceed three, DC link capacitors voltage become unbalanced and 
further circuits or capacitor voltage balancing techniques are required to solve this 
problem [62].  
2.3.3.2 Flying capacitor multilevel converter 
 
Another topology is the Flying capacitor multilevel converter, where the capacitors 
are combined with switches to produce different voltage levels by adding or 
subtracting the capacitor voltages [63]. The voltage stress on each IGBT is 
equivalent to the voltage rating of each capacitor; hence, for an n-level converter (n-
1) DC link, capacitors are required as well as ½ (n-1)x(n-2) flying capacitor per 
phase. Figure 2.10 illustrates the circuit topology of a single phase three-level flying 
capacitor multilevel converter. 
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Figure 2.10: Single phase three-level flying capacitor converter. 
 
The switching states are somehow similar to that of diode clamped converter 
mentioned earlier, offering three output voltage levels ½ Vdc, -½ Vdc and 0 [64], [65]. 
The flying capacitor multilevel converter requires a large number of capacitors at 
the DC side. For this reason, it is impractical to implement such topology in a high 
voltage transmission system with a large footprint and high cost of the bulky 
capacitors [66]; in addition to the DC link voltage imbalance mentioned earlier, the 
applications of this converter in medium voltage power transmission are limited 
[67]. 
 
 
 
2.3.3.3  H-bridge cascaded multilevel converter 
 
The cascaded H-bridge multilevel converter is basically a set of series connected H-
bridge cells each requiring its own independent DC source [68] as shown in Figure 
2.11. This type of converter is not used in HVDC power transmission as there is no 
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DC link present. Still, H-bridge cascaded converters are used for integrating 
photovoltaic cells to the grid [69] and electric vehicles [70]. 
 
VDC
+
-
H-bridge
VDC
-
H-bridge
+
VDC
-
H-bridge
+
Vo
H-bridge converter
 
Figure 2.11: H-bridge cascaded multilevel converter. 
2.3.3.4 Hybrid H-bridge cascaded multilevel converter 
 
The hybrid H-bridge cascaded multilevel converter’s topology is shown in Figure 
2.12 with n H-bridge cells per phase. The converter can produce up to 4n+1 voltage 
levels. The voltage rating of each cell capacitor is  
Vdc
2n
 and it is equal to the voltage 
stress on each H-bridge cell [57]. 
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Figure 2.12: Hybrid H-bridge cascaded multilevel converter. 
 
During DC faults, all IGBT switches including H-bridge cells are switched off, and 
cell capacitors give reverse voltage to suppress the inrush current from the AC grid. 
This leads to a state where no active or reactive power is exchanged during DC fault 
condition. The main switches, S1 and S2, are subjected to high voltage stress of value 
Vdc which limits the application of this topology in HVDC power transmission. 
 
2.3.3.5 Half bridge modular multilevel converter 
 
Single phase half bridge based modular multi-level converter topology is 
demonstrated in Figure 2.13 where it is formed of n half bridge cells per arm that is 
capable of producing n+1 output voltage levels. The rating of each cell capacitor is  
Vdc
n
 and it is the same value of voltage stress that is subjected to each switch. One of 
the main advantages of this topology is that the output voltage can have nearly a 
sinusoidal waveform with increased number of levels. Arm inductors are present to 
suppress the harmonics in arm currents and to limit the AC inrush current during DC 
side faults. Sinusoidal Pulse Width Modulation (SPWM) and phase shifted carried 
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modulation [71] are two major modulation methods commonly used in half-bridge 
MMC control. Cell capacitor voltage balancing techniques are also introduced [72]. 
VDC
Vo
1
2
n
1
2
n
Submodule
 
Figure 2.13: Half-bridge modular multilevel converter. 
 
The half-bridge MMC offer several advantages such as the following: 
- Low voltage stress on each switching element as mentioned earlier 
- No need for bulky capacitors. 
- The quality of output waveform increases with the increase of number of levels. 
Leading to less harmonics and smaller footprints for filters and less cost. 
- Decreasing the switching frequency with the increased number of levels leading to 
less switching losses. 
However, this type of converter does not offer DC fault ride through capability and 
it cannot be controlled in cases of DC link voltage decrease (between 0 and Vdc) 
which is a common case with renewable energy generation as wind speed and solar 
irradiance cannot be controlled. Another disadvantage of half bridge MMC is that it 
suffers from arm current harmonics and circulating current in each phase having 
significant increases in conduction losses. 
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2.3.3.6 Full bridge modular multilevel converter  
 
With similar advantages of that of Half bridge MMC, the Full bridge MMC shown 
in Figure 2.14 offers low switching frequency which has direct impact on AC side 
filters size, low voltage stress on IGBT switches, eliminating bulk DC link capacitor, 
and excellent AC output voltage waveform that is close to sinusoidal. However, as 
the full bridge MMC involves more switches when compared to half bridge MMC 
at the same power level, it has a noticeable draw back that it produces higher 
switching losses. The full bridge MMC started to gain the attention of both industry 
leaders and researchers as it adds an important advantage to its half bridge rival, 
which is the DC fault ride through capability by suppressing AC inrush current with 
reversed cell voltage and is able to keep cell capacitor voltages to the rated value. 
Some other advantages such as post fault recovery and active power injection to the 
AC side by utilising the full range of DC link voltage gave the full bridge MMC 
superiority over all other topologies discussed earlier.  
VDC
Vo
1
2
n
1
2
n
Full bridge 
Submodule
 
Figure 2.14: Full-bridge modular multilevel converter. 
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2.3.4 AC/DC converters summary 
The most famous converter topologies and their functionalities discussed earlier in 
section 2.3.3 are compared in Table 2-1. 
Table 2-1: Comparison between AC/DC converter topologies. 
 Line 
Commutated 
Voltage 
Source 
Half bridge 
MMC 
Full bridge 
MMC 
Switching 
element 
Thyristor IGBT IGBT IGBT 
Switching 
losses 
Very low High Low Acceptable 
Operational 
losses 
Low High  Acceptable Acceptable 
Active power 
control 
Yes Yes Yes Yes 
Independent 
reactive and 
active power 
control 
No Yes Yes Yes 
Required 
reactive power 
Yes No No No 
Requires 
filters at AC 
side 
Yes – with 
large 
footprint 
Yes – small 
footprint 
No No 
DC fault ride 
through 
capability 
Strong Weak Weak Strong 
AC fault ride 
through 
capability 
Yes – with 
risk of 
commutation 
failure 
Yes Yes Yes 
 
 
Ability to 
operate in 
boost mode 
during DC 
link voltage 
collapse 
No No Yes Yes 
Manufacturing 
cost 
Low Moderate High Highest 
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2.4 HVDC Transmission System Configurations  
2.4.1 Point to point connections 
 
There are several possible HVDC configurations to interconnect any two AC/DC 
converters together. In the following three subsections, the Monopolar, Bipolar and 
back to back configurations are discussed in greater detail [73]–[78]. 
2.4.1.1  Monopolar connections 
 
The monopolar is the most elementary HVDC transmission system arrangement. 
One pole is used to interconnect the two converter stations together, usually with 
negative polarity, to minimize corona effects [78]. The monopolar HVDC point to 
point configuration is possible either with ground return or metallic return as shown 
in Figure 2.15(a) and Figure 2.15(b), respectively. Ground return arrangement offers 
lower costs as only one DC cable is needed as shown in Figure 2.15(a). However, in 
highly populated areas or areas with high earth resistivity, such as fresh water 
reservoirs, ground return may not be the feasible option to be used. Metallic return 
can be used in such cases to overcome any environmental or interactions with metal 
structures. All monopolar configurations suffer from the drawback of losing the 
whole transmission link if any fault occurs in the converter or to the DC cable. 
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VDC
 
(a) 
IDC
VDC
 
(b) 
Figure 2.15: Monopolar HVDC point to point connection a) Ground return b) 
metallic return. 
 
2.4.1.2  Bipolar connections 
The bipolar configuration makes use of two HVDC lines/cables with positive and 
negative polarities. Currents in each cable have the same amplitude and there is no 
current flowing in the return path during normal operating conditions. For any given 
power rating, monopolar configuration is more economical to use, but some power 
ratings to be transmitted are higher than the rating of a single pole. The bipolar 
configuration can also be either ground return, which is mostly used when there are 
no environmental restrictions (see Figure 2.16(a)), otherwise metallic return 
arrangement is used (Figure 2.16(b)) as a path for currents to flow in cases of 
imbalance. The bipolar configuration offers more redundancy in cases of outage 
when compared to the monopolar arrangement which is considered to be a 
significant advantage. 
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(b) 
Figure 2.16: Bipolar HVDC connection a) Ground return b) metallic return. 
 
2.4.1.3  Back to back connections 
Back to back HVDC arrangement, shown in Figure 2.17, is usually deployed in the 
connection of two asynchronous AC grids together, where the frequencies of the two 
grids are not the same and no long power transmission lines or cables are needed 
[73]. In this configuration, usually the two converter stations are built together in the 
same building, and the voltage level is kept low to minimize the HVDC switches 
cost [78]. Telecommunication is not needed as there is a short distance that needs to 
be travelled between the two HVDC converter stations which simplifies the control 
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and measurements equipment. Almost a quarter of all HVDC transmission projects 
are back to back configured using LCC converters due to high current capacities of 
Thyristor valves [76]. 
IDC
VDC
AC/DC converter 
station 1
AC/DC converter 
station 2
 
Figure 2.17: Back to back HVDC connection. 
 
2.4.2 Multi-terminal connections 
Multi terminal HVDC is a terminology used when more than two converter stations 
become interconnected through the DC side of the transmission system. Despite 
their initial proposal long time ago [79]–[82], MTDC connections have seen a 
revival in recent years primarily due to the advent of offshore wind farms paving the 
way for DC grids. Until now, only few projects out of more than 100 HVDC projects 
are known to have more than two terminals: the Hydro Quebec New England project 
in USA-Canada, the SACOI scheme in France-Italy, Nanao and Zhoushan projects 
in China [76], [78]. MTDC connections can be either series or parallel and these two 
types are discussed in greater detail in the following subsections. 
2.4.2.1 Series connections 
In series MTDC networks, all converter stations share the same DC current, while 
the voltage rating varies according to the amount of power to be inserted or absorbed 
from the network (see Figure 2.18). 
 
33 
 
 
 
 
 
 
IDC
VDC1
VDC2
VDC3
VDC4
 
Figure 2.18: Series bipolar MTDC connection. 
2.4.2.2 Parallel connections 
In contrast to series MTDC connections, in a parallel connected MTDC network, 
converters share the same DC voltage. Parallel MTDC connections can be 
subdivided into radial connected MTDC as in Figure 2.19(a) or meshed as in Figure 
2.19(b). In radial connections, the outage of one DC transmission line/cable section 
results in total service interruption for the terminal connected to it. While in meshed 
MTDC networks, rated operation continues but with higher transmission losses (as 
currents tend to take longer paths). In Table 2-2, a comparison between series and 
parallel MTDC network connections is illustrated [38]. Due to the advantages 
offered by parallel MTDC, this network configuration has been adopted in the 
already built projects and the upcoming futuristic and research ones. 
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(a) 
 
 
(b) 
Figure 2.19: Parallel MTDC monopolar connections a) Radial b) Meshed. 
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Table 2-2: Comparison between series and parallel MTDC network configurations 
[83]. 
 Series MTDC network Parallel MTDC 
network 
Power flow reversal In LCC based networks 
power flow reversal can 
be easily achieved by 
inverting the station’s 
voltages. But in case of 
VSC based networks 
mechanical switches 
must be used. 
In LCC based networks 
current direction cannot 
be reversed and hence 
power reversal can be 
achieved by mechanical 
switches. While in VSC 
based networks the 
current direction can be 
easily reversed and 
power reversal is easily 
achieved. 
Converter station 
rating 
Voltage rating dependant Current rating dependant 
 
Power losses 
High losses and current 
must be maintained 
minimum to minimize 
the losses 
 
Lower losses 
 
Rated Voltage 
 
Different voltage rating. 
All converters to be rated 
with same voltage. 
 
DC faults 
May interrupt the whole 
network service 
The affected terminal 
can be isolated and 
service continues. 
AC faults Leads to over voltage in 
terminals. 
Leads to over currents in 
terminals. 
Protection Breakers needed Breakers needed 
 
2.5 Challenges for the Realisation of MTDC grids 
2.5.1 DC Faults Currents 
In an AC grid, during an AC fault the conventional mechanical circuit breaker has 
approximately 400 ms to interrupt the circuit and isolate the fault. The nature of the 
AC waveform and the presence of zero crossing also facilitate the circuit interruption 
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process as well. On the other hand, there are mainly two types of fault scenarios that 
can take place in the MTDC grid. The first one is faults occurring on the power 
electronic converter AC side, where it may be single phase or three phase. AC side 
faults represent loss of load or generation to the DC grid. The other type of faults 
scenario are faults occurring at the DC side, this type of faults are considered a real 
challenge to handle compared with AC faults [84] due to mainly the rate of rise of 
DC fault current and magnitude which need to be interrupted in less than 1 to 5 ms 
[84]–[87] as well as the absence of zero crossing (see Figure 2.20).  
 
 
Figure 2.20: DC voltage and current rise during a fault [88]. 
During a DC fault, all connected AC systems contribute to the fault current and 
because of the DC cables low impedance, the voltage in the MTDC is noticeably 
reduced and power flow is nearly stopped. Thus, the development of protection 
schemes and DC power electronic circuit breakers for HVDC grids are critical issues 
and many researchers have started working on solving these problems [84]–[86], 
[89], [90]. 
37 
 
 
 
 
 
 
2.5.2 Absence of DC transformer  
Another challenging matter is the absence of DC transformer for stepping the DC 
voltage up or down. AC transformers are tailored to the magnetic nature 
characteristics of AC power, and its concept of operation would immediately fail to 
work with DC. The only other solution is to create highly rated power electronic 
devices similar to the low power Buck-Boost converters. Without DC transformers 
or DC/DC converters, it is very difficult to adapt different voltage levels and connect 
various HVDC connections. A lot of research has proposed solutions and inventions 
to solve this problem [91]–[96]. Figure 2.21(a) shows a proposed Marx DC/DC 
converter topology, the idea is to switch the IGBTs to charge the capacitors in 
parallel as shown in Figure 2.21(b) and then connect them in series to discharge them 
and add up the voltage as shown in Figure 2.21(c). 
 
(a) 
 
 
(b)                                                           (c) 
Figure 2.21: Marx DC/DC converter a) Circuit topology 
b) Charging period c) Discharging period [95]. 
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2.5.3 Power and current flow control 
 
There are several established methods of controlling the power flow in AC power 
transmission systems leading to the concept of Flexible AC Transmission Systems 
(FACTS), which was introduced in the 1990s [97], [98]. FACTS theory of operation 
is based on the characteristics of AC real power that can be expressed in the 
following equation: 
 
                             
X
VV
PAC
)sin(.. 21 
                                        (2.1) 
Where V1 and V2 are the sending and receiving end R.M.S. voltages, δ is the power 
angle and X is the line impedance as shown in Figure 2.22(a). Power flow control 
can be achieved through varying the line impedance by a number of techniques. 
However in DC systems, DC power flow is determined by the line resistance 
according to equation 2.  
                        
             
R
VV
PDC


.1
                                              (2.2) 
Where V1 is the sending end DC voltage, ∆V is the potential difference between the 
sending and the receiving end and R is the total resistance of the line as shown in 
Figure 2.22(b). 
Current flow control can be obtained by either introducing new resistances to the 
subject network, or by injecting series voltage to act as a positive or negative 
resistance. In the following chapter, several available current (power) flow control 
methods are discussed. 
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I dc
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(b) 
 
Figure 2.22: Basic electrical connection. a) AC circuit b) DC circuit. 
      
2.6 Summary 
This chapter reviews HVDC technology and all its important aspects. Reasons that 
made HVDC convenient choice for interconnecting remote renewable energy 
resources to the grid are discussed. Available current and voltage source AC/DC 
converter topologies are demonstrated and a comparison is carried out to point out 
technical differences between them. In addition, all possible HVDC point to point 
and multi terminal network configurations are illustrated and compared. Finally, 
challenges preventing the realisation of MTDC grids are discussed. 
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Chapter 
3  
Current and Power Flow Control 
in DC grids 
 
 
 
 
 
 
 
  
41 
 
 
 
 
 
 
3.1 Introduction 
As discussed earlier in the last section of the previous chapter, absence of reliable 
current flow control method in high voltage MTDC grids is an obstacle preventing 
practical implementation of such grids. Current control is important for the 
following reasons: 
 To prevent the overloading of cables and overhead lines. More currents tend 
to flow in paths with less resistance, and if not controlled, cables may get 
overloaded and overheat and may be subject to permanent damage. 
 Control of the currents flowing can also be beneficial from the perspective 
of maintenance of cables (lines), where for any given cable, if the current can 
be ramped down to zero, it can be easily disconnected using low cost offload 
disconnector switches and then easily isolated for maintenance. 
 To control current/power flowing in different paths based on dispatch centre 
orders. 
In this chapter, published current (and power) control methods for HVDC and 
MTDC grids are explained.  
 
 
 
3.2 Voltage Margin Control  
A DC voltage margin control scheme [99]–[101] is aimed to reduce communication 
burdens. The concept is based on assigning a grid connected terminal (VSC) to 
regulate and control the DC voltage and the rest of the terminals to their own local 
power references. Figure 3.1(a) shows DC voltage versus power characteristics for 
a given VSC DC terminal operating in constant power mode. In this mode, the DC 
terminal regulates the power only. The control circuit for this case is shown in Figure 
3.1(b) where the reference signal is compared with the DC signal and the resultant 
error passes through a PI controller to result in the d-axis component control 
reference current. While Figure 3.2(a) shows DC voltage versus power 
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characteristics for a given VSC DC terminal operating in constant voltage mode, 
where in this mode a DC terminal is deployed to keep the voltage constant, the 
corresponding control circuit in this case is shown in Figure 3.2(b). In a given MT-
HVDC grid, wind generating terminals have the freedom to generate and track 
maximum available power depending on wind speed, while the grid connected VSC 
stations are set to control active power and DC voltage. A case is shown in Figure 
3.3 were a voltage margin control strategy is proposed for three grid connected VSCs 
in a MTDC grid that contains in addition several wind farms connected VSC 
stations. Terminal 2 controls the voltage across the DC grid and other terminals 
provide redundant operation and can detect the DC voltage variations in case of loss 
of terminal 2 for any reason and hence take the voltage regulator role to maintain the 
DC voltage stability within the grid. 
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(a)                                                            (b) 
 
Figure 3.1: Operation in constant power mode a) DC terminal voltage Vs power. 
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Figure 3.2: Operation in constant voltage mode a) DC terminal voltage Vs power 
characteristics. (b) Controller schematic. 
43 
 
 
 
 
 
 
 
UT1
0
Terminal 1
P
UT2
0
Terminal 2
P
UT3
0
Terminal 3
P
Pmin
Pmin Pmin
Pmax Pmax Pmax
 
Figure 3.3: DC terminal voltage Vs power characteristics of a three terminals grid 
with voltage margin control. 
 
However, the voltage margin control scheme has its problems; as it causes increased 
power variation on both AC and DC sides, increased voltage stresses and DC over 
voltages. This is due to the fact that one terminal is assigned to balance the power 
for the whole grid, which is not desirable from a power security point of view. 
 
3.3 Voltage Droop control 
The voltage droop control is a combination of voltage control and power control 
regulator circuits shown earlier in Figure 3.1 and Figure 3.2 [102]–[106]. Figure 
3.4(a) shows that the droop controller tends to control power to its reference level 
and at the same time contributing to the DC voltage control. As these two actions 
are contradictory, one action happens at the cost of the other and vice versa. The 
power can be controlled through this process. Figure 3.4(b) shows the droop 
controller achieved by combining both regulators of voltage and power shown 
earlier in Figure 3.1(b) and Figure 3.2(b), respectively.  
 
 
44 
 
 
 
 
 
 
U
0
P*
P
Rectifier 
region
Inverter 
region
P*
e+
+
PI
id*
U*
Slope = - 1/ R
P
-
R
U+ -U*
 
(a)                                                            (b) 
 
Figure 3.4: voltage droop control a) DC terminal voltage Vs power characteristics. 
b) Controller schematic. 
  
 
Equation 3.1 shows the relationship between the DC voltage response R and the 
droop constant ρDC, which is responsible for power balancing: 
                        
𝑅 =
𝑃𝑟𝑎𝑡𝑒𝑑
ρ𝐷𝐶.𝑈𝑟𝑎𝑡𝑒𝑑
                                               (3.1) 
 
Where PRated and URated refer to rated power and rated DC voltage of the DC terminal, 
respectively. 
The error can be calculated from the following equation 3.2: 
 
e = P∗  − P + R (U∗ − U)                                        (3.2) 
 
Where e is the error signal of the voltage droop controller and P* and U* are the 
power and voltage references, respectively (Figure 3.4 (b)). 
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At steady state, the relation between DC voltage and converter power is the 
following: 
         
𝑈 = 𝑈∗ + 
(𝑃∗−𝑃)
𝑅
                                                 (3.3) 
 
The droop constant determines the slope in the relationship between the voltage and 
the power [103]. However, the main disadvantage of DC voltage droop control is 
that in order to achieve multiple control tasks, the droop characteristics may be very 
complex as shown in [24]. Also, droop characteristics are related to grid parameters 
such as cable resistances, leading to further adjustments over time. 
3.4 Current control using series resistors 
Controlling the current flow using series resistors and switches has been considered 
[107]–[109]. From Ohm’s Law, by varying the transmission cables (lines) 
resistances, desired current flow control can be achieved (see Figure 3.5). The major 
disadvantage is the additional power losses that occur by the inserted series resistors 
as described by equation (3.4). 
 
Figure 3.5: Switching series resistors. 
 
 
𝑃𝑙𝑜𝑠𝑠 = 𝐼
2 ∗  𝑅                                                  (3.4) 
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𝑃 = (𝑉𝐴 − 𝑉𝐵) ∗  
𝑉𝐵
𝑅
                                                     (3.5) 
 
Equation (3.5) shows that with the variation of the value of R, current (power) flow 
can be achieved. Mechanical switches would offer slow switching operation with 
low switching losses while electronic switches would offer very fast switching with 
high switching losses. Resistors can be set into a configuration similar to the binary 
configuration to achieve more flexible values of resistances with fewer resistors. 
This method is practical and easy to implement with simple control. However, the 
power loss in the resistors introduced is very high compared to the line losses; thus, 
this method is not economical. In addition, the additional losses cause heating which 
may require cooling systems, leading to additional costs. 
 
3.5 Current control by injection of series voltage 
3.5.1 Controlled series voltage sources 
 
Another proposed approach to control the current flowing in a DC circuit is to 
introduce a DC voltage source in series with any cable [91], [107]–[113]. The 
concept is to alter the magnitude and direction of the series voltage which influences 
the flowing current and thus current flow control can be achieved. This can be 
achieved by inserting a controlled voltage source in series that would be either acting 
as additional positive resistance or negative resistance based upon the voltage source 
polarity (See Figure 3.6). This concept is evaluated using MATLAB/SIMULINK 
computer simulation, where it is assumed that cables 1 and 2 (Figure 3.6) are 
carrying currents with values 1150A and 840 A, respectively, and it is required to 
equally redistribute both currents to prevent cable 2 from overloading. A 
proportional – integral (PI) controller is designed to fulfill this purpose as shown in 
Figure 3.7, where currents i1 and i2 are compared and the output error signal is fed 
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to a PI controller, which provides the two voltage sources with the required voltage 
set point to balance the currents as shown in Figure 3.8.  
This method is easy to implement in low voltage applications, where controlled DC 
voltages can be built easily, but in HVDC grids it is not possible to apply it in this 
simple manner. 
 
Figure 3.6: Controlled series voltage sources. 
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Figure 3.7: Proposed voltage sources controller. 
 
Figure 3.8: Balancing of currents i1 and i2 using series DC voltage sources. 
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3.5.2 Series DC/DC converters 
One way to implement the series voltage injection is to use DC/DC converters as 
proposed in [91], [107], [113]. The converter is inserted in series as shown in Figure 
3.9. To achieve precise current control in several cables, a DC/DC converter is 
needed for each cable which is a noticeable draw back for this method. Moreover, 
the presence of inductors and high voltage switches increases the cost, size and 
complexity [91], [107] , making this a difficult solution for current flow control in 
offshore applications where size and cost are critical. 
 
 
Figure 3.9: DC/DC converter inserted in series to a DC cable [113]. 
3.5.3 AC/DC converters 
 
Another method to implement the series voltage injection is to use AC/DC 
converters. (See Figure 3.10). The converters can be supplied by three phase AC 
voltage through the nearest terminal by stepping down the voltage to the desired 
level. An IGBT based three-level PWM voltage source converter is used as a current 
flow controller. Two converters are inserted in the two cables in a network similar 
to that example shown earlier in Figure 3.6. The controller of the converter is 
supplied with reference DC voltage; this set point is determined by a PI controller 
that minimizes the error signal of both currents (Figure 3.11).  
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Figure 3.10: AC/DC converter as a power flow controller. 
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Figure 3.11: Currents balancing through AC/DC converter’s control loop. 
 
 
Converters can be set to limit the current to a required value or to balance the currents 
as mentioned earlier. Figure 3.12(a) shows a simulated case study where currents i1 
and i2 are equal to 1180A and 780A respectively, currents are balanced by switching 
in two series AC/DC converters with the two cables at t= 1.2 s, one converter adds 
series voltage (see Figure 3.12(b)) and the other subtracts from the cable to achieve 
the requested set point. The control signal and converters AC side voltage are 
presented in Figure 3.13 and Figure 3.14, respectively. Similarly, a single AC/DC 
converter can be used to perform current control with desired set points within any 
chosen cable as illustrated in Figure 3.15. 
The noticeable disadvantage is that stepping the HVAC down from hundreds of kVs 
to few kVs to supply the converter requires a relatively bulky, high cost three phase 
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AC transformer in addition to the AC/DC converter cost and size, which may not be 
suitable specially in offshore installations. 
 
 
 
 
 
        (a)                                                                           (b) 
 
Figure 3.12: a) Balancing i1 and i2 using two AC/DC converters. 
(b) DC voltage added to the grid by converter. 
 
 
 
 
Figure 3.13:  PI controller output signal. 
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Figure 3.14: Phase to Phase voltage VAB at the AC side of the converter. 
 
 
 
(a)                                                                             (b) 
 
 
Figure 3.15:  a) i1 is set to 900A and 950A using single AC/DC converter. 
b) DC voltage added to the grid by converter. 
 
 
 
3.6 The Current flow controller 
A new power electronics device, termed the Current Flow Controller (CFC), which 
consists of two full bridge converter modules each connected in series with one of 
the two cables to be controlled as in Figure 3.16, was introduced by Barker in [109]. 
The principle is based on transferring energy from one line/cable to the other. This 
is achieved by charging the cell capacitors from the line carrying the higher current 
and discharging them into the other line. This effectively adds a voltage to the line 
with the required polarity and magnitude to increase or decrease the current. This 
current control method seems to be more practical and promising when compared to 
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the methods reviewed in the foregoing sections. The CFC has numerous advantages 
such as: 
- Provides precise performance in current flow control and limiting 
applications. 
- Consists of IGBTs and capacitors with low voltage ratings. 
 
The CFC is patented by Alstom, a power system industry leader, and only patent 
application [114] is available which contains limited information. Therefore, it was 
concluded that the CFC constitute a worthy research topic. The rest of the thesis is 
devoted to report the studies carried out to fully develop the concept of CFC for 
application to a real meshed MTDC grid. The studies were carried out by analysis, 
simulations using MATLAB/SIMULINK, PSCAD/EMTDC and experimental 
work. 
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Figure 3.16: Current Flow Controller [13]. 
3.7 Summary 
Current (power) flow control methods in HVDC grids can be divided into two main 
groups. The first are VSC based methods such as voltage margin control and voltage 
droop control. The second group is based on achieving the control by introducing 
new equipment to the grid such as series resistors, series voltage sources or the 
current flow controller. All the mentioned current and power control methods are 
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discussed in details in this chapter. Detailed investigation of the operation, control 
and dynamic modelling of the current flow controller through computer simulation 
is demonstrated in Chapter four. New generalized and reduced topologies are also 
discussed in Chapter five. Experimental validation through lower power prototype 
is carried out and results are presented in Chapter six. 
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Chapter 
4  
Proposed Operation and Control 
for the Current Flow Controller 
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4.1 Introduction 
In this chapter, the CFC topology is discussed in detail along with its principle of 
operation and possible functionalities. Moreover, the proposed modes of operation 
are presented and explained and a dynamic mathematical model is developed. Two 
different control strategies, PID and Hysteresis Current Control (HCC), are proposed 
to achieve different functionalities. As grid loading may change suddenly, which 
may require the CFC to operate in a different mode, an automatic mode detection 
and changing algorithm is developed to allow autonomous operation of the CFC to 
maintain achieving the desired function even under sudden load changes. 
In addition, to allow the CFC to have three ports and be able to control three cable 
currents, an extended topology is proposed along with its operating modes, 
mathematical model and control strategies. 
Finally, computer simulation for two-port and an extended three-port CFC is carried 
out to validate the proposed operating modes, mathematical model, control schemes, 
and the automatic mode detection unit and results are presented at the last section of 
this chapter. 
4.2 Topology 
The current flow controller is a power electronic device made of two full bridge 
IGBT modules each with its own cell capacitor. In its preliminary topology, each 
module of the CFC is connected in series with a cable to be controlled, and the two 
cell capacitors are connected in parallel as shown in Figure 4.1. Another approach 
is to build the CFC using separate eight IGBT switches each with its own anti-
parallel freewheeling diode, and to substitute both parallel cell capacitors with one 
single main capacitor. The single capacitor gives more flexibility in measurements 
and monitoring tasks as illustrated in Figure 4.2. 
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Figure 4.1  Current flow controller preliminary topology. 
 
 
 
 
Figure 4.2 Current flow controller with single capacitor. 
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4.3 Operating principle 
The current flow controller can be installed in series at any given terminal in a three 
terminals meshed MTDC grid (see Figure 4.3). This fact gives the CFC a unique 
advantage as it is isolated from the ground of the system and from the potential of 
the cables; hence, relatively low voltage rating IGBTs are needed when compared 
to the DC grid rated voltage. Each group of four IGBTs are inserted in series with 
each cable and a capacitor is connected between both cables, and the aim is to switch 
the capacitor in series to charge from the cable carrying higher current and discharge 
in the other cable and introduce to it series controlled DC voltage. This process can 
be controlled by appropriate IGBT gating signals in order to achieve the desired 
operation, whether it is currents balancing in both cables, setting a current to any 
desired value or even nulling a current to zero. The speed and duration of switching 
the capacitor to charge/discharge from a cable depends on the set reference value 
and is determined by the controller as discussed later in the control strategies section. 
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Figure 4.3 CFC inserted in series in a three terminals MTDC grid. 
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 In theory, the CFC introduces no power losses as the net amount of active power 
taken from one cable is transferred to the other. In practice, IGBT switching causes 
switching losses, which are still acceptable. The CFC offers several advantages that 
can be summarized as follows: 
 Simple construction with small footprint, facilitating its utilization in 
offshore purposes where cost and size are critical. 
 Low production cost, as it is installed in series and in cable potential, this 
means that relatively low voltage (typically few kV rated) IGBTs and 
capacitor are needed with very low cost. 
 As a result of incorporating low voltage rated IGBTs, the CFC offers much 
lower switching losses when compared to other available solutions such as 
AC/DC converters and DC/DC converters. This is due to the fact that 
switching losses depend mainly on the operating voltage, current and 
switching frequency of the IGBT. 
 Gives full controllability to cable currents, allowing the redistribution of 
flowing currents for cables overloading prevention. 
 Ability to null a current flowing in a certain cable, which may be useful in 
cases of maintenances where only offload disconnector switches are required 
to isolate the cable. At the same time, the service is not interrupted as the 
power is transferred through the other cable. 
 If sized adequately, the capacitor can be of low cost as well as the IGBTs as 
it is not subjected to high voltage and its cost most probably functions in its 
capacitance. 
4.4 Modes of operation 
As the CFC is controlling two cables (currents) only, there are four modes of 
operation for the CFC. Firstly, two forward modes when currents are flowing in the 
forward direction out of the CFC (one for i1>i2 and the other is for i2>i1), and two 
reverse modes when currents are flowing in the opposite direction into the CFC (one 
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for i1>i2 and the other is for i2>i1). In the following subsection, operation of all 
possible modes is discussed in detail. 
4.4.1 Operation in forward direction 
4.4.1.1 Mode 1: i1> i2 
The first mode begins with a charging period when i1 is the higher current, IGBT Sb2 
is switched on to allow current i2 to flow through Da2 and Sb2 in cable 2, and at the 
same time to connect the CFC’s capacitor in series with cable 1 through Da1 and Dd1 
to charge from it as shown in Figure 4.4(a). 
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                             (a)                                                           (b) 
 
Figure 4.4 CFC operating in mode 1. (a) Charging from cable 1. 
(a) Discharging in cable 2. 
 
This is followed by a discharge period where switches Sc1 and Sc2 are turned on to 
allow the current i1 to flow in cable 1 through both Sc1 and Dd1 and at the same time 
connect the capacitor in series in cable 2 for discharging through Sc2 and Sb2 as shown 
in Figure 4.4(b).  
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4.4.1.2 Mode 2: i2> i1 
Similar to mode 1, mode 2 is when current i2 is higher than current i1, the operation 
is identical but Sb1 switched on instead of Sb2 as shown in Figure 4.5(a) for charging 
period and Figure 4.5(b) for discharging period.  
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  (a)                                                           (b) 
Figure 4.5 CFC operating in mode 2. (a) Charging from cable 2. (b) Discharging in 
cable 1. 
                              
 
4.4.2 Operation in reverse direction 
4.4.2.1 Mode 3: i1> i2 
The third mode of operation starts with a charging period when i1 is the higher 
current, and both currents are flowing into the CFC. IGBT Sd2 is switched on to allow 
current i2 to flow through Dc2 and Sd2 in cable 2, and at the same time to connect the 
CFC’s capacitor in series with cable 1 through Dc1 and Db1 to charge from it as shown 
in Figure 4.6(a). 
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                  (a)                                                           (b) 
Figure 4.6 CFC operating in mode 3 (reverse). (a) Charging from cable 1. (b) 
Discharging in cable 2. 
                 
 
This process is followed by a discharge period where switches Sa1 and Sa2 are turned 
on to allow the current i1 to flow in cable 1 through both Sa1 and Db1 and at the same 
time connect the capacitor in series in cable 2 for discharging through Sa2 and Sd2 as 
shown in Figure 4.6(b).  
4.4.2.2 Mode 4: i2> i1 
The fourth and last mode of operation is similar to mode 3, where current i2 is higher 
than current i1, the operation is identical but Sd1 switched on instead of Sd2 as shown 
in Figure 4.7(a) for charging period and Figure 4.7(b) for discharging period.  
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(a)                                                           (b) 
 
Figure 4.7 CFC operating in mode 4 (reverse). (a) Charging from cable 2. 
(b) Discharging in cable 1. 
 
All four modes of operation and switching stated of all IGBTs are summarized 
inTable 4-1 CFC modes of operation and their relevant switching states.. 
 
Table 4-1 CFC modes of operation and their relevant switching states. 
Mode 
 
Higher 
Currents 
 
Current 
Direction 
Switching states 
 
 
   Sa1 Sa2 Sb1 Sb2 Sc1 Sc2 Sd1 Sd2 
1 
2 
3 
4 
 
i1 
i2 
i1 
i2 
 
Forward 
Forward 
Reverse 
Reverse 
 
off 
off 
PWM 
PWM 
 
off 
off 
PWM 
PWM 
 
off 
on 
off 
off 
 
on 
off 
off 
off 
 
PWM 
 PWM 
   off 
off 
 
PWM 
PWM 
off 
off 
 
off 
off 
off 
on 
 
off 
off 
on 
off 
 
 
 
All schematic diagrams for the four operating modes are presented in Appendix A.1 
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4.5 Dynamic modelling 
To evaluate the performance of the CFC mathematically, a dynamic model is derived 
using averaging technique. CFC operation in mode 1 illustrated earlier in Figure 4.4 
is considered where cable current i1 is higher than i2 and the capacitor is charging 
from cable 1. The following set of equations describes the circuit presented in Figure 
4.8 where the capacitor is charging from the line carrying the higher current, i1.  
𝑉 = 𝑟1𝑖1 + 𝐿1
𝑑𝑖1
𝑑𝑡
+ 𝑣𝑐 + 𝑉1                                            (4.1) 
 
𝑉 = 𝑟2𝑖2 + 𝐿2
𝑑𝑖2
𝑑𝑡
+ 𝑉2                                                   (4.2) 
 
𝑖1 = 𝐶
𝑑𝑣𝑐
𝑑𝑡
                                                       (4.3) 
 
where 𝑟1 and 𝐿1 are the series resistance and inductance of the first cable, 𝑟2and 𝐿2 
are the series resistance and inductance of the second cable, 𝑣𝑐 is the capacitor 
voltage, V is the voltage at the bus where the CFC is connected to, 𝑉1 and 𝑉2 are the 
voltages at the end terminals of the first and second lines, respectively.  
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Figure 4.8 C circuit during charging period (mode 1). 
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Figure 4.9 CFC circuit during discharging period (mode 1). 
 
By defining xT = [𝑖1 𝑖2 𝑣𝑐] as state vector, where T refers to the transpose 
operation, equations (4.1), (4.2), and (4.3) can be arranged in matrix form as: 
[
L1 0 0
0 L2 0
0 0 C
]
⏟        
K
d
dt
[
i1
i2
vc
]
⏟  
Ẋ
= [
−r1 0 −1
0 −r2 0
1 0 0
]
⏟          
A1
[
i1
i2
vc
]
⏟
X
+ [
1 −1 0
1 0 −1
0 0 0
]
⏟        
B1
[
V
V1
V2
]
⏟
U
      (4.4) 
Similarly, for the capacitor discharge period of mode 1 shown earlier in Figure 
4.5, where the capacitor is discharging into the line carrying the lower current i2, the 
equations describing the equivalent circuit shown in Figure 4.9, are as follows: 
𝑉 = 𝑟1𝑖1 + 𝐿1
𝑑𝑖1
𝑑𝑡
+ 𝑉1                                                         (4.5) 
 
𝑉 = 𝑟2𝑖2 + 𝐿2
𝑑𝑖2
𝑑𝑡
− 𝑣𝑐 + 𝑉2                                                      (4.6) 
 
𝑖2 = −𝐶
𝑑𝑣𝑐
𝑑𝑡
                                                                (4.7) 
 
And hence, equations (4.5), (4.6) and (4.7) can be rearranged as: 
[
L1 0 0
0 L2 0
0 0 C
]
⏟        
K
d
dt
[
i1
i2
vc
]
⏟  
Ẋ
= [
−r1 0 0
0 −r2 1
0 −1 0
]
⏟          
A2
[
i1
i2
vc
]
⏟
X
+ [
1 −1 0
1 0 −1
0 0 0
]
⏟        
B2
[
V
V1
V2
]
⏟
U
           (4.8) 
Assuming that the duty ratio of the charging mode of operation is D, multiplying 
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(4.4) and (4.8) by D and (1-D), respectively, and adding the result to obtain the 
average model for the CFC when i1 >i2, results in the following: 
[
L1 0 0
0 L2 0
0 0 C
]
⏟        
K
d
dt
[
i1
i2
vc
]
⏟  
Ẋ
= [
−r1 0 −D
0 −r2 1 − D
D −1 + D 0
]
⏟              
A
[
i1
i2
vc
]
⏟
X
+ [
1 −1 0
1 0 −1
0 0 0
]
⏟        
B
[
V
V1
V2
] 
⏟
U
  (4.9) 
Where A=DA1+(1-D)A2 and B=DB1+(1-D)B2. At steady state, (4.9) is written as 
follows: 
[
−r1 0 −1
0 −r2 0
1 0 0
] [
I1
I2
Vc
] + [
1 −1 0
1 0 −1
0 0 0
] [
V
V1
V2
] = 0              (4.10) 
Solving (4.10), the dc steady state value of the capacitor voltage can be expressed as 
follows:  
        𝑉𝑐 =
𝑟2
𝑟1
𝐷(𝑉−𝑉1)+(𝑉2−𝑉)(1−𝐷)
𝑟2
𝑟1
𝐷2+(1−𝐷)2
                                              (4.11) 
Equation (4.11) gives an expression for the capacitor voltage as a function of the 
network parameters and the voltage drops across the cables connected to the CFC 
which represents the loading condition of the grid. It is worth mentioning that the 
rated voltage of the CFC switches, which is equal to the rated capacitor voltage, can 
be estimated from (4.11) as well. 
In order to calculate the capacitor voltage ripple, (4.3) is integrated over the 
charging period as follows: 
          ∫ 𝑖1
𝐷𝑇
0
𝑑𝑡 = 𝐶 ∫ 𝑣𝑐
𝑉𝑐𝑚𝑎𝑥
𝑉𝑐𝑚𝑖𝑛
                                          (4.12) 
where T refers to the switching period which is the reciprocal of the switching 
frequency fs. Neglecting the current ripples compared to the average value, i1, results 
in linear charging of the capacitor from initial minimum voltage Vcmin to maximum 
voltage Vcmax. Therefore, the capacitor voltage ripple, ∆𝑉𝑐 can be estimated from 
(4.13):  
              ∆𝑉𝑐 = 𝑉𝑐𝑚𝑎𝑥 − 𝑉𝑐𝑚𝑖𝑛 =
𝐷 𝐼1
𝐶 𝑓𝑠
              (4.13) 
Eq. (4.13) shows that increasing the capacitance reduces the capacitor voltage ripple, 
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as expected. As illustrated by equation (4.9), the parameters of the DC grid and 
loading conditions influence the line current which affects the capacitor voltage 
ripple. Moreover, the capacitor voltage ripple depends on the mode of operation as 
the charging current, which is i1 for mode 1, changes from mode to another. For 
mode 1, the capacitance can be roughly estimated from (4.11) and (4.13) to meet a 
required percentage voltage ripple, ∆𝑉𝑐 𝑝𝑢 = ∆𝑉𝑐/𝑉𝑐, at the extreme deviations of the 
line currents. Similarly, the capacitance can be calculated for each mode of operation 
for the CFC. Finally, the maximum value of the capacitance is considered to meet 
the desired level of voltage ripple for all modes of operation. 
In complex MTDC grids, capacitor sizing using calculations may be very 
sophisticated. Hence, it is a good practice to perform detailed computer simulation 
to the network to obtain the CFC switches and capacitor voltage rating. 
4.6 Control Strategies 
A robust controller needs to be designed in order to achieve different 
functionalities of the CFC such as cable currents balancing, setting a current to 
follow a desired reference value or even damp a current in a given cable to zero. The 
main role of the controller is to measure cable currents and produce eight gating 
signals for all IGBTs to satisfy user command at any given time. Two different types 
of controllers are proposed and discussed in details in the following subsections.  
 
4.6.1 PI based current control technique 
The first proposed controller is based on Proportional Integral (PI) control. 
Cable currents are measured and supplied to the controller as an input. Based on the 
measured currents and the chosen user command, the firing PWM signals to relevant 
IGBTs are produced to achieve the desired function. For currents balancing function, 
the sum of currents in the two cables is calculated and then divided by 2 to obtain 
the average value of the desired current, i*. This value is considered the reference 
value to be compared with the measured current that needs to be redistributed. The 
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error signal is processed using a PI controller which produces the proper duty cycle 
value. The duty cycle is then supplied to the PWM generator (along with user 
defined switching frequency) to produce gating signals to the relevant switches as 
shown in Figure 4.10. Similarly, the user can assign a value directly to i* to achieve 
the other desired functions of current nulling or setting the current to any chosen 
value, as illustrated in the Figure. This value is set as the reference value for the 
controller and switches are controlled to let the capacitor charge from the chosen 
cable and discharge in the other two cables. If the reference value is set to zero, the 
capacitor will charge from the desired cable until it is fully charged to stop the 
current flow in this cable. As there are theoretically no power losses except for the 
switching losses of IGBTs, when the current is decreased in any cable by a certain 
amount, it increases by the same amount in the remaining cable. It is always 
important to check the capacity of these cables to prevent overloading problems. 
 
 
i2
+
+
1
2
+
-
PI
PI controller
User input value for:
- current nulling
-current setting value
ix
i*(reference)
(measured)
PWM 
to relevant IGBT
(Sc1 and Sc2 or Sa1 and 
Sa2)
Reference signal for currents 
balancing function
i1
PWM GENERATOR
Frequency
Duty Cycle
 
Figure 4.10 Proposed PI controller for CFC. 
 
Furthermore, Figure 4.11 illustrates another proposed controller for the CFC 
not only to control the current flow, but also to regulate the capacitor voltage. The 
outer controller, which is the current control loop, is realized by a simple PI 
controller, similar to that of Figure 4.10, to process the error between the reference 
value 𝑖∗ and the actual current 𝑖𝑥. The output of this outer control loop is considered 
the reference capacitor voltage 𝑣𝑐
∗. A limiter can be used to prevent exceeding the 
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rated capacitor voltage. This reference value is then passed to the inner control loop 
which is dictated to regulate the capacitor voltage at its estimated value from the 
outer one using another PI controller. Finally, the output of this inner control loop is 
the duty cycle where the PWM generator operates at. 
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-
PI1
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-current setting value
ix
i*(reference)
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Figure 4.11 Proposed PI controller with capacitor voltage regulation. 
 
PI controllers are very common in industry and they offer a robust, economical and 
reliable control solution. Such controllers offer very good dynamic performance if 
their proportional and integral constants are set correctly. 
 
4.6.2 Hysteresis band current control 
The second proposed CFC controller is based on a different approach, where 
Hysteresis Band Current Controller (HCC) is deployed instead of the PI controller 
as shown in Figure 4.12. It is based on the HCC technique to derive the PWM 
switches directly by producing either an on or off signal. In a similar manner to what 
have been discussed in the previous sub-section, in case of currents balancing, the 
average value of both currents is calculated, and the result is set as a reference value 
to the controller, i*. The calculated reference value is compared with the measured 
actual value of the current that needs to be decreased, either i1 or i2. The error signal 
is considered as the input of the HCC as shown in Figure 4.12. The on/off states 
determined by the HCC are assigned to the PWM switches directly based on the 
current direction (forward or reverse). Considering forward currents, the HCC 
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initially turns-off switches Sc1 and Sc2 to charge the capacitor from the cable carrying 
the highest current. When the actual current exceeds the reference current with the 
user predefined hysteresis band (HB), the HCC turns-on switches Sc1 and Sc2 to 
disconnect the capacitor and allow it to discharge in the other cable. As a result, the 
actual current decreases to a value less than the reference current by HB and then 
the same process is repeated as shown in Figure 4.13. As a result, the switching 
frequency and accuracy depend mainly on the set value of the HB. The HB is 
inversely proportional with the switching frequency and the accuracy. There are 
many advantages of the HCC technique such as simplicity and ease of 
implementation. Moreover, there are no complicated tunning and parameter setting 
similar to that in Proportional Integral controllers (PI).  
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Figure 4.12 Proposed Hysteresis band current controller for CFC. 
 
Similarly, external reference values can be applied directly to the proposed control 
system for cases of current nulling and current setting as explained earlier. 
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Figure 4.13 Hysteresis band current controller operation. 
4.7 Automatic mode detection and change unit 
For each particular mode of operation of the CFC, as explained earlier in section 4.4 
and Table 4-1, some of the CFC IGBTs are switched on, others are off, while the 
rest are pulse width modulated. These IGBTs swap their states based on the 
operating mode. Therefore, a master control unit needs to be implemented to assign 
each IGBT its correct switching state based on the operating mode at any given time. 
The control unit monitors the currents directions and magnitudes; hence, it can detect 
the present mode of operation. Afterwards, the controller looks up Table 4-1 and 
decides the correct switching states for all IGBTs and also supplies the PID (or HCC) 
controller with the correct measured current as shown in Figure 4.14. 
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Figure 4.14 Mode detection control unit. 
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During the CFC operation, if any of the currents flowing are changed in the grid 
(whether in direction or magnitude), the operating mode may change and the CFC 
continues supplying the wrong IGBTs resulting in wrong switching states. To 
overcome this problem, the master control unit is modified to detect any change in 
the operating mode and accordingly change the switching state to keep the CFC user 
defined function maintained as it is. The developed control algorithm is based on 
monitoring all currents, and during operation, the operating mode must be changed 
if any current hits a hysteresis window centred around the average value with ± ɛ 
which is user defined. Consequently, the CFC controller is deactivated if one of the 
two currents hits the user defined hysteresis window, for a short time toff  (user 
defined as well), to identify the new mode precisely before reactivating once again 
with the new mode settings and correct switching states. The flow chart shown in 
Figure 4.15 demonstrates the developed control algorithm in details. 
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Data acquisition  
i1, i2, and user 
defined function
Determine the operating mode
Select the proper switching state from Table 4.1
Set the reference current according to the 
desired function: Balancing, limiting, or nulling 
And assign the correct measured feedback 
current imeas
Deliver PWM, 0 and 1 signals to correct IGBTs
Start
imeas  > i*  + ε ?
Yes
No
Turn CFC off for toff
 
Figure 4.15 Flow chart for automatic mode detection and change algorithm. 
 
 
4.8 The proposed extended CFC topology 
An extended topology for the CFC is proposed, which allows the CFC to be 
connected to three cables simultaneously and control the currents flowing through 
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them. This proposed three-port CFC topology is formed by adding only four IGBTs 
with their anti-parallel freewheeling diodes to be connected to the third cable as 
shown in Figure 4.16.  
Sa1 Sb1
Sc1 Sd1
Sa2 Sb2
Sc2 Sd2
Sa3 Sb3
Sc3 Sd3
i1
i2
i3
Vc
+-
i
R1 L1
V1
R2 L2
V2
R3 L3
V3
V
Da1 Db1
Dc1 Dd1
Da2 Db2
Dc2 Dd2
Da3 Db3
Dc3 Dd3
 
Figure 4.16 Proposed extended three-port CFC topology. 
4.8.1 Modes of operation 
As the topology of CFC has been extended, new modes of operation appear. The 
modes of operation can be grouped into six modes for forward current and another 
six for the reverse direction. If only one cable current is higher than it should be, the 
capacitor can be switched to charge from this cable and discharge in the other two 
carrying lower currents. An example is shown in Figure 4.17 where i1 is the highest 
current (mode 1). In a similar manner, if two cables are carrying currents higher than 
the average value, the capacitor is switched in series with both cables in order to 
decrease their currents and increase the current flowing in the third cable. Figure 
4.18 shows an example for this case where i1 and i2 are considered higher than the 
average value. Consequently, by considering all current combinations, there are 12 
modes of operation as shown in Table 4-2. 
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Da3 Db3
Dc3 Dd3
 
                            (a)                                                           (b) 
Figure 4.17 CFC extended topology mode 1 a) Charging from cable 1 (mode 1). b) 
Discharging in cables 2 and 3.  
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Sc1 Sd1
Sa2 Sb2
Sc2 Sd2
Sa3 Sb3
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Dc1 Dd1
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Dc3 Dd3
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i i
 
                                (a)                                                           (b) 
 
Figure 4.18 CFC extended topology mode 4 a) Charging from cables 1 and 2, b) 
Discharging in cable 3. 
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Table 4-2 Extended three-port CFC modes of operation and their relevant 
switching states. 
Mode i 
 
Direction Switching states 
  Sa1          Sa2            Sa3          Sb1        Sb2       Sb3            Sc1          Sc2       Sc3          Sd1          Sd2          Sd3      
  
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
11 
12 
i1  
i2  
i3  
i1 & i2 
i2 & i3 
i1 & i3 
i1  
i2  
i3  
i1 & i2 
i2 & i3 
i1 & i3 
Forward 
Forward 
Forward 
Forward 
Forward 
Forward 
Reverse 
Reverse 
Reverse 
Reverse 
Reverse 
Reverse 
off 
off 
off 
off 
off 
off 
P 
P 
P 
P 
P 
P 
 
off 
off 
off 
off 
off 
off 
P 
P 
P 
P 
P 
P 
 
off 
off 
off 
off 
off 
off 
P 
P 
P 
P 
P 
P 
off 
on 
on 
off 
on 
off 
off 
off 
off 
off 
off 
off 
on 
off 
on 
off 
off 
on 
off 
off 
off 
off 
off 
off 
on 
on 
  off 
on 
off 
off 
off 
off 
off 
off 
off 
off 
P 
P 
P 
P 
P 
P 
off 
off 
off 
off 
off 
off 
P 
P 
P 
P 
P 
P 
 off 
off 
off 
off 
off 
off 
P 
P 
P 
P 
P 
P  
off 
off 
off 
off 
off 
off 
off 
off 
off 
off 
off 
off 
off 
on 
on 
off 
on 
off 
off 
off 
off 
off 
off 
off 
on 
off 
on 
off 
off 
on 
off 
off 
off 
off 
off 
off 
on 
on 
off 
on 
off 
off 
 
Where P refers to the PWM signal. All schematic diagrams for the twelve operating 
modes are presented in Appendix A.2 
 
4.8.2 Dynamic modelling 
The dynamic model of the two-port CFC presented earlier in section 4.5 has been 
expanded as well to describe the extended topology mathematically. By considering 
operating mode 1 shown earlier in Figure 4.17(a), where current i1 is considered the 
highest current flowing and the capacitor is charging from cable 1, the following set 
of equations describes the circuit in this case: 
                                                    𝑉 = 𝑟1𝑖1 + 𝐿1
𝑑𝑖1
𝑑𝑡
+ 𝑣𝑐 + 𝑉1                                      (4.13) 
 
                                                        𝑉 = 𝑟2𝑖2 + 𝐿2
𝑑𝑖2
𝑑𝑡
+ 𝑉2                                        (4.14) 
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                                                         𝑉 = 𝑟3𝑖3 + 𝐿3
𝑑𝑖3
𝑑𝑡
+ 𝑉3                            (4.15) 
 
                                                                    𝑖1 = 𝐶
𝑑𝑣𝑐
𝑑𝑡
                                       (4.16) 
 
where 𝑟𝑥 and 𝐿𝑥 are the resistance and the inductance of the line number 𝑥 originates 
from the CFC bus and carrying an instantaneous current 𝑖𝑥, 𝑣𝑐  is the capacitor 
voltage, V is the voltage at the bus where the CFC is connected to, 𝑉1, 𝑉2 𝑎𝑛𝑑 𝑉3 are 
the voltages at the end terminals of the first, second, and third lines, respectively. By 
defining 𝑥𝑇 = [𝑖1 𝑖2 𝑖3 𝑣𝑐] as state vector, where the super-suffix T refers to 
the transpose operation, equations (4.13), (4.14), (4.15), and (4.16) can be arranged 
in matrix form as follows: 
 
[
𝐿1 0 0 0
0 𝐿2 0 0
0 0 𝐿3 0
0 0 0 𝐶
]
⏟          
𝐾
𝑑
𝑑𝑡
[
𝑖1
𝑖2
𝑖3
𝑣𝑐
]
⏟  
?̇?
= [
−𝑟1 0 0 −1
0 −𝑟2 0 0
0 0 −𝑟3 0
1 0 0 0
]
⏟              
𝐴1
[
𝑖1
𝑖2
𝑖3
𝑣𝑐
]
⏟
𝑋
+
[
1 −1 0 0
1 0 −1 0
1 0 0 −1
0 0 0 0
]
⏟            
𝐵1
[
𝑉
𝑉1
𝑉2
𝑉3
]
⏟
𝑈
         (4.17)                                  
 
Similarly, the equations describing Figure 4.17(b), where the capacitor is 
discharging into the two other lines carrying currents i2 and i3, are as follows:     
                                                    𝑉 = 𝑟1𝑖1 + 𝐿1
𝑑𝑖1
𝑑𝑡
+ 𝑉1                            (4.18) 
 
                                                  𝑉 = 𝑟2𝑖2 + 𝐿2
𝑑𝑖2
𝑑𝑡
− 𝑣𝑐 + 𝑉2                      (4.19) 
 
                                                         𝑉 = 𝑟3𝑖3 + 𝐿3
𝑑𝑖3
𝑑𝑡
− 𝑣𝑐 + 𝑉3     (4.20) 
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                                                         𝑖2 + 𝑖3  = −𝐶
𝑑𝑣𝑐
𝑑𝑡
                            (4.21) 
 
And equations (4.18), (4.19), (4.20) and (4.21) can be arranged in the state equation: 
 
[
𝐿1 0 0 0
0 𝐿2 0 0
0 0 𝐿3 0
0 0 0 𝐶
]
⏟          
𝐾
𝑑
𝑑𝑡
[
𝑖1
𝑖2
𝑖3
𝑣𝑐
]
⏟  
?̇?
= [
−𝑟1 0 0 0
0 −𝑟2 0 1
0 0 −𝑟3 1
0 −1 −1 0
]
⏟              
𝐴2
[
𝑖1
𝑖2
𝑖3
𝑣𝑐
]
⏟
𝑋
+
[
1 −1 0 0
1 0 −1 0
1 0 0 −1
0 0 0 0
]
⏟            
𝐵2
[
𝑉
𝑉1
𝑉2
𝑉3
]
⏟
𝑈
 (4.22)                                                                   
Assume the duty ratio of the charging mode of operation is D. Multiplying (4.17) 
and (4.22) by D and (1-D), respectively, and adding the results to obtain the average 
model for the CFC for mode 1 as follows: 
 
[
𝐿1 0 0 0
0 𝐿2 0 0
0 0 𝐿3 0
0 0 0 𝐶
]
⏟          
𝐾
𝑑
𝑑𝑡
[
𝑖1
𝑖2
𝑖3
𝑣𝑐
]
⏟  
?̇?
= [
−𝑟1 0 0 −𝐷
0 −𝑟2 0 1 − 𝐷
0 0 −𝑟3 1 − 𝐷
𝐷 −1 + 𝐷 −1 + 𝐷 0
]
⏟                      
𝐴
[
𝑖1
𝑖2
𝑖3
𝑣𝑐
]
⏟
𝑋
+
[
1 −1 0 0
1 0 −1 0
1 0 0 −1
0 0 0 0
]
⏟            
𝐵
[
𝑉
𝑉1
𝑉2
𝑉3
]
⏟
𝑈
                                                                  (4.23) 
 
where A=DA1+(1-D)A2 and B=DB1+(1-D)B2. At steady state, (4.24) is written as 
follows: 
 [
−𝑟1 0 0 −𝐷
0 −𝑟2 0 1 − 𝐷
0 0 −𝑟3 1 − 𝐷
𝐷 −1 + 𝐷 −1 + 𝐷 0
]
⏟                      
𝐴
[
𝐼1
𝐼2
𝐼3
𝑉𝑐
]
⏟
𝑋
+ [
1 −1 0 0
1 0 −1 0
1 0 0 −1
0 0 0 0
]
⏟            
𝐵
[
𝑉
𝑉1
𝑉2
𝑉3
]
⏟
𝑈
= 0 (4.25) 
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where I1, I2, I3, and Vc are the steady state values of 𝑖1, 𝑖2, 𝑖3, and 𝑣𝑐, respectively. 
By solving (4.26), the steady state value of capacitor voltage is obtained as 
follows: 
 
                              𝑉𝑐 =
𝐷(𝑉−𝑉1)−𝑟1(1−𝐷){
𝑉−𝑉2
𝑟2
+
𝑉−𝑉3
𝑟3
}
𝐷2+𝑟1(
1
𝑟2
+
1
𝑟3
)(1−𝐷)2
                          (4.26) 
Equation (4.26) gives an expression for the capacitor voltage as a function of the 
network parameters and the voltage drops across the cables connected to the CFC 
which represents the loading condition of the grid. It is worth mentioning that the 
rated voltage of the CFC switches, which is equal to the rated capacitor voltage, can 
be estimated from (4.26). 
In order to estimate the capacitor voltage ripple∆𝑉𝑐, in a similar manner to that of 
the two-port CFC mentioned earlier, the following equation can be used: 
 
              ∆𝑉𝑐 = 𝑉𝑐𝑚𝑎𝑥 − 𝑉𝑐𝑚𝑖𝑛 =
𝐷 𝐼1
𝐶 𝑓𝑠
           (4.27) 
4.8.3 Control strategy 
The control strategies presented earlier for the two-port CFC are implemented in a 
similar manner to the proposed extended topology, with only modifying the 
reference value and the table of switching states to that of the extended CFC to 
accommodate the new operating modes. Figure 4.19 and Figure 4.20 show both PID 
and HCC control schemes after modifications, respectively.  
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Figure 4.19 Proposed PID control scheme for the extended 3 ports CFC. 
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Figure 4.20 Proposed HCC control scheme for the extended 3 ports CFC. 
 
4.9 Simulation Results 
In order to validate the proposed control strategy and modes of operation for the 
two-port and extended three-port CFC, several simulation case studies are carried 
on MATLAB/SIMULINK software and presented in the following sub-sections. 
Proposed PID and HCC controllers are simulated as well as the proposed mode 
detection and change unit in order to investigate their performance and validity. The 
simulation is carried out on a simplified MTDC grid initially and then followed by 
testing the two-port CFC on a VSC based three terminals DC grid. More details of 
the simulation models used are available in Appendix B. 
4.9.1 Two-port CFC 
In this subsection, a two-port CFC is tested to evaluate the proposed control 
strategies and operation modes. Figure 4.21 shows a three terminals DC grid similar 
to the one used in [114] with parameters listed in Table 4-3. This MTDC grid is 
simulated and different functionalities of the CFC are demonstrated in the following 
subsections. 
 
 
80 
 
 
 
 
 
 
 
 
Table 4-3 Simulation parameters. 
Parameter Value 
Grid voltage rating 
 
Main capacitor 
320kV 
 
10mF 
Cable 1-2 
 
Cable 1-3 
 
Cable 2-3 
 
1.42Ω 
0.021 H 
2.42Ω 
0.021 H 
2.42 Ω 
0.021 H 
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Figure 4.21 Three terminals MTDC grid with 2 ports CFC inserted. 
 
4.9.1.1 Currents balancing using PID control. 
In this simulation case, currents i1 and i2 are set to be initially 700 A and 412A, 
respectively. It is required to operate the CFC such that it redistributes the currents 
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on both cables to achieve a balanced current flow operation. Figure 4.22 shows the 
CFC switched on at t= 1 s to perform the currents balancing. Figure 4.22 (a), (b), (c) 
and (d) show cable currents, capacitor voltage, series voltages and PWM signal, 
respectively. The controller switches the two PWM IGBTs Sc1 and Sc2 off to allow 
the capacitor to be charged and then Pulse width modulates the switches to maintain 
the balanced operation of the two currents at approximately 550A successfully. The 
capacitor voltage is with steady state value of 1.4kV in this case. The operating mode 
in this case is mode one as i1 is higher than i2. This is shown in Figure 4.23 along 
with the reference current. 
 
Figure 4.22 Currents balancing. (a) Cable currents, (b) Capacitor voltage, (c) Series 
voltages, (d) PWM signal 
 
Figure 4.23 Currents balancing. (a) Operating mode, (b) Reference current 
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4.9.1.2 Current limiting using PID control. 
Another CFC function is to let any desired current to follow a given set point value. 
Currents i1 and i2 are set to be initially 700 A and 412A, respectively. It is required 
to limit current i1 to 300A. Figure 4.24 shows the CFC switched on at t= 1 s to 
perform this operation. Figure 4.24 (a), (b), (c) and (d) show cable currents, capacitor 
voltage, series voltages and PWM signal, respectively. The controller switches the 
two IGBTs Sc1 and Sc2 off to allow the capacitor to be charged until i1 reaches the 
set point and then pulse width modulates the switches to maintain the value of i1 at 
300A successfully. The capacitor voltage is with steady state value of 1.6kV in this 
case. The capacitor voltage is higher than the previous case as the amount of energy 
transferred is higher as the set reference point is lower than that of the previous case. 
Figure 4.25 shows the operating mode along with the reference current. 
 
Figure 4.24 Current limiting. (a) Cable currents, (b) Capacitor voltage, (c) Series 
voltages, (d) PWM signal 
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Figure 4.25 Current limiting. (a) Operating mode, (b) Reference current 
 
4.9.1.3 Current nulling using PID control. 
In this case, the reference value is set to zero in order to null current i1. Figure 4.26 
shows the CFC switched on at t= 1 s to perform this operation. Figure 4.26 (a), (b), 
(c) and (d) show cable currents, capacitor voltage, series voltages and PWM signal, 
respectively. The controller switches the two IGBTs Sc1 and Sc2 off to allow the 
capacitor to be charged from cable 1 until i1 decreases from 700A to finally reach 
0A and current i2 increases consequently. The capacitor voltage is 2.1kV in this case. 
Figure 4.27 shows the operating mode along with the reference current. 
 
Figure 4.26 Current nulling. (a) Cable currents, (b) Capacitor voltage, (c) Series 
voltages, (d) PWM signal 
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Figure 4.27 Current nulling. (a) Operating mode, (b) Reference current 
 
4.9.1.4 Mode detection and change. 
As discussed earlier in section 4.7, an automatic mode detection and change control 
unit is developed in order to maintain CFC operation even under sudden load 
changes that may result in different operating mode and hence needs changes in the 
switching states. Figure 4.28 shows a case where current balancing is initially 
successfully performed by the CFC for two currents i1 and i2. At t= 1.94 s, a sudden 
load change is performed that results in making i2 higher than i1, and hence the new 
operating mode should be mode 2. Without the mode detection and change control, 
the switching state remains incorrect and the CFC continues to operate in mode 1 
and the currents balancing operation will be lost as shown in Figure 4.27.  
 
Figure 4.28 Sudden mode change with mode detection unit switched off. 
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The same case is repeated with applying the proposed mode detection and change 
control algorithm. Figure 4.29 shows the CFC switched on at t= 1.275 s to perform 
the currents balancing function. Figure 4.29 (a), (b), (c) and (d) show cable currents, 
capacitor voltage, series voltages and PWM signal, respectively. The control unit 
detects mode 1 as i1 is higher than i2 and sends to all switches the relevant correct 
states. At t= 1.44 s, a load change is applied such that currents i1 and i2 swap their 
values. As current i2 starts to increase and bypasses the predefined threshold value 
epsilon (100A in this case), the control unit detects the mode change and corrects 
the switching states to that of mode 2 to maintain the currents balancing operation. 
The CFC is finally switched off at t= 1.77 s to show the new values of currents i1 
and i2. Figure 4.30 shows the operating mode along with the reference current. 
 
 
Figure 4.29 Mode detection and change. (a) Cable currents, (b) Capacitor voltage, 
(c) Series voltages, (d) PWM signal 
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Figure 4.30 Mode detection and change. (a) Operating mode, (b) Reference 
current. 
 
 
4.9.1.5 Hysteresis current control. 
Another proposed control strategy for the CFC is using HCC as discussed in detail 
earlier in sub-section 4.6.2. The HCC is applied to perform currents balancing 
operation for the same MTDC grid, where currents i1 and i2 are initially 700A and 
412A, respectively. Figure 4.31, Figure 4.32 and Figure 4.33 show HCC with 
hysteresis bands 50A, 5A and 0.01A, respectively. The CFC is switched on at t= 1 s 
to perform the currents balancing function.  
Decreasing the HB gives more accurate performance and less voltage and current 
ripples, but at the same time, the switching frequency increases accordingly.  
Figure 4.34 shows the performance of the HCC control strategy under sudden load 
changes where currents i1 and i2 are initially 700A and 412A, respectively, and the 
sudden load change influences current i1 to be 1400A. The CFC is switched on and 
the load change is applied at t=1.4 s. It is noticed that the CFC maintains the balanced 
operation and the capacitor voltage increases from 0.5 kV to 1.0 kV to compensate 
for the sudden rise of current i1. 
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Figure 4.31 Currents balancing with HB=50A. (a) Cable currents, (b) Capacitor 
voltage, (c) Series voltages, (d) PWM signal. 
 
 
 
 
 
 
 
Figure 4.32 Current balancing with HB=5A. (a) Cable currents, (b) Capacitor 
voltage, (c) Series voltages, (d) PWM signal 
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Figure 4.33 Current balancing with HB=0.001A. (a) Cable currents, (b) Capacitor 
voltage, (c) Series voltages, (d) PWM signal 
 
 
 
 
 
 
 
Figure 4.34 Performance under sudden load changes. (a) Cable currents, (b) 
Capacitor voltage, (c) Series voltages, (d) PWM signal 
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4.9.2 Extended 3 ports CFC 
In this subsection, the proposed extended three-port CFC is tested to evaluate the 
proposed topology and operation modes. The same MTDC is used but is extended 
to four terminals with parameters listed in Table 4-4. This MTDC grid is simulated 
and different proposed operating modes of the CFC are demonstrated in the 
following subsections. 
 
 
 
 
Table 4-4 Extended topology simulation parameters. 
Parameter Value 
Grid voltage rating 
 
Main capacitor 
320kV 
 
            10mF 
 
Cable 1-2 
 
Cable 1-3 
 
Cable 1-4 
 
Cable 2-3 
 
Cable 3-4 
 
 
1.42Ω 
0.021 H 
2.42Ω 
0.021 H 
2.42 Ω 
0.021 H 
2.42 Ω 
0.021 H 
2.42 Ω 
0.021 H 
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4.9.2.1 Currents balancing 
In this simulation case, currents i1, i2 and i3 are set to be initially 700A, 412A and 
740A, respectively. It is required to operate the CFC such that it redistributes the 
currents on both cables to achieve a balanced current flow operation. This can be 
achieved by connecting the capacitor in series with both cables 1 and 3 as both carry 
high currents (mode 4). The CFC switched on at t= 1 s to perform the currents 
balancing. Figure 4.35 (a), (b), (c) and (d) show cable currents, capacitor voltage, 
series voltages and PWM signals, respectively. The figures show that the controller 
successfully reaches balanced operation for the three currents at approximately 575 
A. The capacitor voltage with steady state value of less than 0.7 kV is shown in 
Figure 4.35(b). It is important to note that series voltages of cables 1 and 3 are 
overlapping in Figure 4.35 (c) as the capacitor is connected and disconnected to both 
cables at the same time. 
 
Figure 4.35 Extended CFC currents balancing mode 4 - extended topology. (a) Cable 
currents, (b) Capacitor voltage, (c) Series voltages, (d) PWM signal. 
 
Another similar case is simulated where currents i1, i2 and i3 are equal to 700A, 412A 
and 424A, respectively. To achieve the balanced operation, the CFC operates in 
mode 1 as current i1 is higher than the average value and needs to be decreased. 
Figure 4.36 (a), (b), (c) and (d) show cable currents, capacitor voltage, series 
voltages and PWM signals for this case, respectively. 
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Figure 4.36 Extended CFC currents balancing mode 1 - extended topology. (a) 
Cable currents, (b) Capacitor voltage, (c) Series voltages, (d) PWM signal. 
All functionalities demonstrated earlier on the two-port CFC can also be utilised 
with the extended topology. A similar case to the previous where current i1 needs to 
be decreased from 700A to 250A is simulated. Figure 4.37 (a), (b), (c) and (d) show 
cable currents, capacitor voltage, series voltages and PWM signals for this case, 
respectively. 
 
Figure 4.37 Extended CFC limiting i1 to 250A (mode 1) - extended topology. (a) 
Cable currents, (b) Capacitor voltage, (c) Series voltages, (d) PWM signal. 
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4.9.2.2 Extended topology limitations 
As discussed earlier, this extended topology has some limitations. If two currents 
are higher than the average value, and at the same time there is a significant 
difference in magnitude between them, connecting the capacitor to both cables at the 
same time results in decreasing both of them with the same amount; hence, accurate 
balancing operation is not possible. This particular case is simulated in Figure 4.38. 
In this simulation case, currents i1, i2 and i3 are set to be initially 700A, 412A and 
1000A, respectively. Figure 4.38 (a), (b), (c) and (d) show cable currents, capacitor 
voltage, series voltages and PWM signals, respectively. These figures show that the 
controller fails to reach accurately balanced operation for the three currents. 
 
Figure 4.38 Extended CFC unsuccessful balancing (mode 4) - extended topology. 
(a) Cable currents, (b) Capacitor voltage, (c) Series voltages, (d) PWM signal. 
 
Similarly, if the two currents are below the average value and have a significant 
difference in magnitude between them, connecting the capacitor to both cables at the 
same time will result increases both of them with the same amount; hence, accurate 
currents balancing operation is not possible. This case is simulated in Figure 4.39. 
In this simulation case, currents i1, i2 and i3 are set to be initially 700A, 412A and 
525A, respectively. Figure 4.39 (a), (b), (c) and (d) show cable currents, capacitor 
93 
 
 
 
 
 
 
voltage, series voltages and PWM signals, respectively. The figures show that the 
controller also fails to reach accurate balanced operation for the three currents. 
 
Figure 4.39 Extended CFC unsuccessful balancing (mode 1) - extended topology. 
(a) Cable currents, (b) Capacitor voltage, (c) Series voltages, (d) PWM signal. 
4.9.3 Testing the CFC in VSC based HVDC grid 
After validating all the proposed CFC operating modes and control strategies by 
simulation using a simplified MTDC grid, a more realistic voltage source converter 
based HVDC model [115] is simulated in this subsection to demonstrate the validity 
of CFC for more real applications.  
The simulation model rating is 200 MVA, +/- 100 kV DC where forced-commutated 
VSC interconnection is used to transmit power from a 230 kV, 2000 MVA, 50 Hz 
system to another identical AC system which acts as a second terminal and a load 
which acts as a third terminal. The rectifier and the inverter are three-level Neutral 
Point Clamped (NPC) VSC converters using IGBT/Diodes. The SPWM switching 
uses a single-phase triangular carrier wave with a frequency of 1350 Hz. Along with 
the converters, the station includes on the AC side: step down Yg-D transformer, AC 
filters, converter reactor; and on the DC side: capacitors, DC filters. The transformer 
tap changers and saturation characteristics are not simulated. The rectifier terminal 
is interconnected to both load terminal and the inverter terminal through two 75 km 
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cable (i.e. 2 pi sections) and two 8 mH smoothing reactors as shown in Figure 4.40. 
All simulation parameters are shown in Table 4-5. 
 
Figure 4.40 VSC based SIMULINK model. 
 
Table 4-5 VSC based model simulation parameters. 
Parameter Value 
 
DC Grid voltage rating 
Main capacitor 
 
100kV 
            10mF 
Terminal 1 
Terminal 2 
Terminal 3 
Cable resistance 
Cable inductance 
Cable capacitance 
Cable 1-2 length 
Cable 1-3 length 
Cable 2-3 length 
Rectifier station 
Load 
Inverter station 
0.14Ω/km 
15 mH/km 
23uF/km 
75km 
75km 
100km 
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4.9.3.1 Currents balancing 
A case study is demonstrated where currents i1 and i2 are initially equal to 700A and 
300A, respectively. It is required to operate the CFC such that it allows the amount 
of the current flowing in cable 1 to transfer to cable 2 in order to achieve a balanced 
current flow operation (mode 1). The CFC switched on at t= 1.2 s to perform the 
required task. Figure 4.41(a), (b), (c) and (d) show cable currents, capacitor voltage, 
series voltages and PWM signals, respectively. These figures show that the 
controller successfully performs the balancing operation for the two currents. The 
capacitor voltage is with steady state value of less than 0.7 kV as Figure 4.41(b). It 
is important to note that switching frequency in this case is approximately 750 Hz 
as can be observed from Figure 4.41(d). 
 
 
Figure 4.41 VSC based model with CFC currents balancing (mode 1) (a) Cable 
currents, (b) Capacitor voltage, (c) Series voltages, (d) PWM signal. 
4.9.3.2 Current limiting 
For a similar case study, currents i1 and i2 are initially equal to 700A and 300A, 
respectively. It is required to operate the CFC such that it limits the amount of the 
current flowing in cable 1 to 300A. The CFC is set to operate at t = 1.2 s to perform 
the required task. Figure 4.42 (a), (b), (c) and (d) show cable currents, capacitor 
voltage, series voltages and PWM signals, respectively. The controller successfully 
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performs the current limiting operation for current i1 at 300 A. The capacitor voltage 
is with steady state value of less than 1.2 kV as noted from Figure 4.42(b). The 
switching frequency in this case is approximately 1.2 kHz as it can be observed from 
Figure 4.42(d). 
 
 
Figure 4.42 VSC based model with CFC currents limiting (mode 1) (a) Cable 
currents, (b) Capacitor voltage, (c) Series voltages, (d) PWM signal. 
 
4.9.4 Validation of the dynamic model 
The mathematical model discussed earlier in sub-section 4.8.2 is validated through 
PSCAD computer simulation. The mathematical model is used to calculate the 
currents and capacitor voltage with the same parameters used in the MTDC model. 
The simulation output values are plotted and currents i1, i2 and capacitor voltage Vc 
are shown in Figure 4.43. In a similar manner, mathematical calculation output 
currents i1m, i2m and capacitor voltage Vcm are shown in Figure 4.44. In order to 
prove the validity of the proposed mathematical model, both simulated and 
calculated currents are plotted together in Figure 4.45(a), while the modelled 
capacitor voltage is plotted against the calculated capacitor voltage in Figure 4.45(b). 
It is noticed that the modelled and calculated results are inline. 
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Figure 4.43 Simulation model outputs (a) Cable currents, (b) Capacitor voltage. 
 
Figure 4.44 Calculated mathematical model outputs (a) Cable currents, (b) 
Capacitor voltage 
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Figure 4.45 Comparison between simulation and calculation results (a) Cable 
currents, (b) Capacitor voltage. 
4.10 Summary 
In this chapter, the circuit topology of the CFC is presented along with its theory of 
operation. The proposed operation modes are set based on the magnitude and 
direction of the currents flowing. A mathematical model is developed for both the 
two-port and proposed extended topology three-port CFC and validated by 
comparing the calculated values with the simulated CFC circuit. 
Different functionalities of CFC such as currents balancing, currents limiting and 
nulling are demonstrated using computer simulation on both a simplified and a VSC 
based MTDC grid. The proposed control strategies are validated and simulation 
results show accurate and fast dynamic performance. Both PID and HCC control 
schemes produced excellent results when designed correctly. Moreover, the 
proposed automatic mode detection and changing control unit is tested and results 
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showed fluent interchange in the switching modes to allow continuous proper 
operation of the CFC. 
The proposed extended topology showed limitations throughout the computer 
simulation process especially when the difference in magnitude between the two 
controlled currents is significant. Therefore, the proposed extended topology may 
fail to perform accurately under certain loading circumstances due to the presence 
of a single capacitor and hence a better topology is needed in order to expand the 
CFC for operation in large MTDC grids. 
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The Proposed Generalized 
Modular Current Flow 
Controller Topology 
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5.1 Introduction 
To implement the CFC in real MTDC grid applications, where several cables at a 
given terminal may be connected, a generalized modular current flow controller 
(MCFC) is proposed in this chapter. A three-port MCFC is chosen to describe in 
details its circuit topology, operating modes, mathematical model and proposed 
control strategies. The proposed topology gave dual functionality when compared 
with the extended topology as each cable current can be controlled independently. 
Moreover, a reduced switches count topology is proposed which reduces the 
manufacturing cost of the MCFC to almost half. The reduced topology may be used 
in cases where current control of reverse direction is not required. Finally, the 
proposed MCFC topology is validated through different simulation case studies. 
5.2 Proposed Generalized MCFC Topology 
The proposed MCFC topology consists of mainly sub-modules and capacitors. 
These sub-modules are considered to be the building blocks of the MCFC with each 
containing four IGBT switches as shown in Figure 5.1. The number of cables (ports) 
connected to the MCFC determines its topology as shown in Figure 5.2, for two, 
three, four, and n ports. The number of sub-modules required can be calculated from 
the following equation: 
                                         𝑛𝑠 = 𝑛 (𝑛 − 1)                                                   (5.1)  
Where ns is the total number of submodules and n is the number of cables to be 
connected to the MCFC. In addition, the number of the involved capacitors nc can 
be obtained from the following equation: 
                                         𝑛𝑐 = (𝑛 − 1)                                                    (5.2)  
The principle of operation of the MCFC is based on switching capacitors in series 
with cables carrying higher currents, one capacitor to one cable. This action allows 
each capacitor to charge independently from its connected cable and hence reducing 
the current flow in them and increasing the current flow in the cable carrying the 
lowest current.  
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Figure 5.1 Building block of the MCFC. 
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Figure 5.2 Proposed MCFC modular topology for 2, 3, 4, and n ports. 
 
For each capacitor, a dedicated control circuit is developed, allowing it to be 
connected to the desired cable with the desired charging and discharging times based 
on the requested set point. As a result, the main drawback of the extended topology 
presented earlier in the previous chapter can be solved. Consequently, the proposed 
MCFC is able to control all currents flowing in a given MTDC grid independently.  
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5.3 Modes of Operation 
By studying a three-port MCFC with circuit shown in Figure 5.3, where six sub-
modules are used (two connected to each cable) and two capacitors are involved. 
The three-port MCFC modes of operation can be grouped into two groups. The first 
group is when currents are flowing in the forward direction (out of the MCFC), three 
operating modes are present where any of i1, i2 and i3 may be the lowest current. The 
second group is similar to the first one but contains three modes of operations when 
currents are flowing in the reverse direction (into the MCFC). The six modes of 
operations and their switching states are shown in Table 5-1.  
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Figure 5.3 Proposed three-port MCFC topology. 
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Table 5-1 Three-port MCFC modes of operation and switching states. 
 
All schematic diagrams for the six operating modes are presented in Appendix A.3. 
 
By inspecting mode 1 as an example, it is assumed that both currents i1 and i2 are 
higher than current i3. It is required to redistribute the three currents to achieve 
balanced operation, and this action is done by connecting capacitor C1 to cable 1 and 
capacitor C2 to cable 2 to charge them in the charging period as shown in Figure 5.4. 
Operating modes 
 
Direction:            Forward         Reverse 
Higher currents:   i1 & i2 i2 & i3 i1 & i3  i1& i2 i2 & i3 i1 &i3 
Mode: 1 2 3 4 5 6 
Sa11 
Sa21 
Sa31 
Sb11 
Sb21 
Sb31 
Sc11 
Sc21 
Sc31 
Sd11 
Sd21 
Sd31 
Sa12 
Sa22 
Sa32 
Sb12 
Sb22 
Sb32 
Sc12 
Sc22 
Sc32 
Sd12 
Sd22 
Sd32 
0 
0 
0 
0 
1 
1 
P1 
0 
P1 
0 
0 
0 
0 
0 
0 
1 
0 
1 
0 
P2 
P2 
0 
0 
0 
0 
0 
0 
1 
0 
1 
P1 
P1 
0 
0 
0 
0 
0 
0 
0 
1 
1 
0 
P2 
0 
P2 
0 
0 
0 
0 
0 
0 
0 
1 
1 
P1 
P1 
0 
0 
0 
0 
0 
0 
0 
1 
1 
0 
0 
P2 
P2 
0 
0 
0 
P1 
0 
P1 
0 
0 
0 
0 
0 
0 
0 
1 
1 
0 
P2 
P2 
0 
0 
0 
0 
0 
0 
1 
0 
1 
P1 
P1 
0 
0 
0 
0 
0 
0 
0 
1 
0 
1 
P2 
0 
P2 
0 
0 
0 
0 
0 
0 
1 
1 
0 
P1 
P1 
0 
0 
0 
0 
0 
0 
0 
0 
1 
1 
0 
P2 
P2 
0 
0 
0 
0 
0 
0 
1 
1 
0 
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After that, each capacitor is connected in series with cable 3 to discharge in it in the 
discharging period as demonstrated in Figure 5.5. The fact that each capacitor is 
switched by a different control signal, gives accurate performance as each control 
signal has its own distinct reference value and duty cycle. 
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Figure 5.4 Three-port MCFC operating in mode 1(charging period). 
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Figure 5.5 Three-port MCFC operating in mode 1(discharging period). 
  
 
5.4 Mathematical Modelling 
In this section, the averaging technique is used to derive a dynamic model for the 
three-port MCFC. Considering mode 1 of operation, i1 and i2 are both greater than 
current i3 flowing in cable three. The proposed MCFC transfer currents from cable 
1 and cable 2 through C1 and C2, respectively, to cable 3. The MCFC charges C1 
from cable 1 for a time interval of D1T, while it charges C2 from cable 2 for a time 
interval of D2T, where D1 and D2 are duty ratios for charging periods of C1 and C2, 
respectively, and T is the switching period. Assuming i1 is greater than i2, 
consequently, D1 becomes greater than D2. Therefore, the operation of the proposed 
MCFC in mode 1 can be divided into three consecutive intervals of periods D2T, 
(D1-D2) T, and (1-D1) T. Figure 5.4 presents the operating devices of the MCFC 
during the first interval where both C1 and C2 are charging from cable 1 and cable 2, 
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respectively. The circuit equations that describe the MCFC during this interval, D2T, 
can be written as: 
𝑉 = 𝑟1𝑖1 + 𝐿1
𝑑𝑖1
𝑑𝑡
+ 𝑣𝑐1 + 𝑉1                (5.3)      
𝑉 = 𝑟2𝑖2 + 𝐿2
𝑑𝑖2
𝑑𝑡
+ 𝑣𝑐2 + 𝑉2                  (5.4)                                                    
𝑉 = 𝑟3𝑖3 + 𝐿3
𝑑𝑖3
𝑑𝑡
+ 𝑉3                       (5.5)                              
                       𝑖1 = 𝐶
𝑑𝑣𝑐1
𝑑𝑡
                                                              (5.6)                                                                 
𝑖2 = 𝐶
𝑑𝑣𝑐2
𝑑𝑡
                                   (5.7)                                                     
where 𝑟1 and 𝐿1 are the resistance and the inductance of the first cable, 𝑟2 and 𝐿2 
are the resistance and the inductance of the second cable, 𝑟3 and 𝐿3 are the resistance 
and the inductance of the third cable, 𝑣𝑐1 and 𝑣𝑐2 are the capacitors voltages of the 
three-port MCFC capacitors, V is the bus voltage where the MCFC is 
connected, 𝑉1, V2 and 𝑉3 are the voltages at the end terminals of the first, second, 
and third cables, respectively. The state-space model representation of (5.3)–(5.7) is 
given by the following: 
 
[
 
 
 
 
L1 0 0 0 0
0 L2 0 0 0
0 0 L3 0 0
0 0 0 C 0
0 0 0 0 C]
 
 
 
 
⏟              
K
d
dt
[
 
 
 
 
i1
i2
i3
vc1
vc2]
 
 
 
 
⏟    
Ẋ
=
[
 
 
 
 
−r1 0 0 −1 0
0 −r2 0 0 −1
0 0 −r3 0 0
1 0 0 0 0
0 1 0 0 0 ]
 
 
 
 
⏟                  
A1
[
 
 
 
 
i1
i2
i3
vc1
vc2]
 
 
 
 
⏟
X
+
[
 
 
 
 
1 −1 0 0
1 0 −1 0
1 0 0 −1
0 0 0 0
0 0 0 0 ]
 
 
 
 
⏟            
B
[
V
V1
V2
V3
]
⏟
U
                                                                   (5.8) 
 
In the second interval, C2 is switched to discharge in cable 3 while C1 remains 
charging from cable 1. The duration of this interval is (D1-D2)T. The equations 
describing the circuit in this case can be as follows: 
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𝑉 = 𝑟1𝑖1 + 𝐿1
𝑑𝑖1
𝑑𝑡
+ 𝑣𝑐1 + 𝑉1                (5.9)      
𝑉 = 𝑟2𝑖2 + 𝐿2
𝑑𝑖2
𝑑𝑡
+ 𝑉2                     (5.10)                                                    
𝑉 = 𝑟3𝑖3 + 𝐿3
𝑑𝑖3
𝑑𝑡
− 𝑣𝑐2 + 𝑉3                       (5.11)                              
𝑖1 = 𝐶
𝑑𝑣𝑐1
𝑑𝑡
                                        (5.12)                                                                                  
𝑖3 = −𝐶
𝑑𝑣𝑐2
𝑑𝑡
                                   (5.13)                                                     
 
In a similar way, the state equations representing the second interval are written as 
follows: 
[
 
 
 
 
L1 0 0 0 0
0 L2 0 0 0
0 0 L3 0 0
0 0 0 𝐶 0
0 0 0 0 𝐶]
 
 
 
 
⏟              
K
d
dt
[
 
 
 
 
i1
i2
i3
vc1
vc2]
 
 
 
 
⏟    
Ẋ
=
[
 
 
 
 
−r1 0 0 −1 0
0 −r2 0 0 0
0 0 −r3 0 1
1 0 0 0 0
0 0 −1 0 0]
 
 
 
 
⏟                  
A2
[
 
 
 
 
i1
i2
i3
vc1
vc2]
 
 
 
 
⏟
X
+
[
 
 
 
 
1 −1 0 0
1 0 −1 0
1 0 0 −1
0 0 0 0
0 0 0 0 ]
 
 
 
 
⏟            
B
[
V
V1
V2
V3
]
⏟
U
                                              (5.14) 
During the third interval, (1-D1) T, C1 is switched to cable 3. Hence, both C1 and C2 
are discharging into cable 3, as indicated in Figure 5.5. The circuit equations in this 
case are as follows: 
 
𝑉 = 𝑟1𝑖1 + 𝐿1
𝑑𝑖1
𝑑𝑡
+ 𝑉1                (5.15)      
𝑉 = 𝑟2𝑖2 + 𝐿2
𝑑𝑖2
𝑑𝑡
+ 𝑉2                           (5.16)                                                    
𝑉 = 𝑟3𝑖3 + 𝐿3
𝑑𝑖3
𝑑𝑡
− 𝑣𝑐2 − 𝑣𝑐1 + 𝑉3               (5.17)                               
𝑖3 = −𝐶
𝑑𝑣𝑐1
𝑑𝑡
                                                          (5.18)                                                                  
𝑖3 = −𝐶
𝑑𝑣𝑐2
𝑑𝑡
                                   (5.19)                                                     
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 The mathematical state space representation of the MCFC during this interval is 
given by the following: 
[
 
 
 
 
L1 0 0 0 0
0 L2 0 0 0
0 0 L3 0 0
0 0 0 𝐶 0
0 0 0 0 𝐶]
 
 
 
 
⏟              
K
d
dt
[
 
 
 
 
i1
i2
i3
vc1
vc2]
 
 
 
 
⏟    
Ẋ
=
[
 
 
 
 
−r1 0 0 0 0
0 −r2 0 0 0
0 0 −r3 1 1
0 0 −1 0 0
0 0 −1 0 0]
 
 
 
 
⏟                
A3
[
 
 
 
 
i1
i2
i3
vc1
vc2]
 
 
 
 
⏟
X
+
[
 
 
 
 
1 −1 0 0
1 0 −1 0
1 0 0 −1
0 0 0 0
0 0 0 0 ]
 
 
 
 
⏟            
B
[
V
V1
V2
V3
]
⏟
U
              (5.20)                            
Multiplying (5.8), (5.14) and (5.20) by their duty ratios, D2, D1-D2, and 1-D1, 
respectively, and summing the results to get the average model for the MCFC for 
mode 1 presents the following: 
 
K Ẋ =
[
 
 
 
 
−r1 0 0 −D1 0
0 −r2 0 0 −D2
0 0 −r3 1−D1 1−D2
D1 0 −(1−D1) 0 0
0 D2 −(1−D2) 0 0 ]
 
 
 
 
⏟                          
A
[
 
 
 
 
i1
i2
i3
vc1
vc2]
 
 
 
 
⏟
X
+ B U                  (5.21) 
 
where A = D2 A1 + (D1-D2) A2 + (1-D1) A3. At steady state, (5.21) is written as the 
following: 
 
        𝐴 𝑋 + B U = 0                                                   (5.22)                   
 
Rearranging (5.22), the capacitors’ voltages can be expressed as the following:  
        𝑉𝑐1 =
((1−𝐷2)
2+𝑟3𝐷2
2/𝑟2)𝑎−𝑏/(1−𝐷1)(1−𝐷2)
1−((1−𝐷2)2+𝑟3𝐷2
2/𝑟2)((1−𝐷1)2+𝑟3𝐷1
2/𝑟1)
            (5.23) 
        𝑉𝑐2 =
(1−𝐷1)(1−𝐷2)𝑎−((1−𝐷1)
2+
𝑟3
𝑟1
𝐷1
2)𝑏
𝑟3
𝑟1𝑟2
((𝐷1𝐷2)2+(1−𝐷1)2(𝑟1𝐷2
2+𝑟2𝐷1
2))
                (5.24) 
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where 𝑎 = (1 − 𝐷1)(𝑉 − 𝑉3) − 𝑟3𝐷1(𝑉 − 𝑉1)/𝑟1  and 𝑏 = (1 − 𝐷2)(𝑉 − 𝑉3) −
𝑟3𝐷2(𝑉 − 𝑉2)/𝑟2. The rated voltage of the capacitors and hence the MCFC switches 
can be calculated from the maximum of (5.23) and (5.24). These equations show 
that the capacitor voltage depends on the network parameters and the voltage drops 
across the cables connected to the MCFC are related to the loading condition of the 
grid. 
5.5 MCFC Control Strategy 
The control system proposed for the MCFC is different from the one of the two-port 
CFC proposed earlier in the previous chapter. For an n-port MCFC having (n-1) 
capacitors, (n-1) control loops will be required each with its own unique reference 
value and feedback signals. Figure 5.6 shows the proposed control system for a 
three-port MCFC.  
i1
i2
i3
+
+
+
1
3
+
-
Vc1
PI controller
Vc*1
User reference value setting 
for
- current nulling
-current limiting
-
ix1 
PI controller
Duty Cycle 1
i*1
+
Vc1.max
0
1
0
i1
i2
i3
+
+
+
1
3
+
-
Vc2
PI controller
Vc*2
-
ix2 
PI controller
i*2
+
Vc2.max
0
1
0
Duty Cycle 2
(measured)
(measured)
(measured and assigned 
by control unit)
(measured and assigned 
by control unit)
PWM (P1)
PWM (P2)
Mode detection and 
IGBT selection
Control unit
(Table 5.1)
i1 i2 i3
Signals to 24
 IGBT switches
Switching 
frequency
Outer control loop Inner control loop
 
Figure 5.6 Proposed three-port MCFC control loops. 
  
As noticed from Figure 5.6, two selector switches are utilized to determine the 
function of the MCFC. For currents balancing, in each of the two control loops, the 
sum of currents in the three branches is measured and then divided by the number 
of branches to obtain the average value of the desired current, i*. This value is 
considered the reference value to be compared with the measured value of the 
current ix (which depends on the operating mode) that needs to be redistributed. The 
error signal is processed using a PI controller, where the output of this outer current 
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control loop is considered the reference value of the capacitor voltage 𝒗𝒄
∗. A limiter 
is used to prevent exceeding the rated capacitor voltage. The inner control loop is 
dictated to regulate the capacitor voltage at its estimated value from the outer one 
using another PI controller. The output of this controller is the duty cycle of the 
modulating switches. Similarly, a reference signal can be inserted directly to the 
controller based on the required function whether it is current setting or current 
nulling. 
A master control unit similar to that proposed earlier in the previous chapter may be 
developed in order to look up Table 5-1, and based on the measured currents i1, i2 
and i3 the appropriate mode of operation can be chosen and hence the switching 
states of all twenty-four IGBTs can be determined (whether on, off, PWM1 or 
PWM2). 
5.6 Proposed Reduced Switches Count Topology 
By inspecting any given MTDC grid, some nodes (terminals) would always operate 
in a unidirectional power flow scheme. For example, a terminal connecting several 
offshore wind farms together or a terminal having solar power generating arrays 
always act as a generating terminal and all currents flow out of it. Consequently, a 
reduced switches count topology is proposed to decrease the number of switches by 
half by eliminating the switches responsible for the reverse currents control. The 
building block of the MCFC is changed to a reduced one that contains two IGBTs 
and two diodes as shown in Figure 5.7 and the general MCFC topology remains the 
same. 
Da Sa
Sb Db
i
SM
Sub module
 
Figure 5.7 Building block of the reduced switches count MCFC. 
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Figure 5.8 shows a two-port MCFC with the reduced topology as an example, where 
only four diodes and IGBTs are needed in this case. The operating modes for the 
two-port MCFC is reduced to two modes only as the other two responsible for 
reverse currents control are eliminated as illustrated in Table 5-2. For operation in 
mode 1, where i1 is assumed to be higher than i2, the capacitor is allowed to charge 
from cable 1 through diodes Da1 and Db1, while current i2 flows regularly in cable 2 
by switching Sa2 on as indicated in Figure 5.9(a). As for the discharge period, in 
addition to Sa2 both Sb1 and Sb2 are switched on to connect the capacitor in cable 2 
as in Figure 5.9(b). Similarly, mode 2 is operated when i2 is the higher current and 
Switch Sa1 is switched on instead of switch Sa2 in that case. 
In case of installing the reduced MCFC at a terminal with wind generating units 
only, care must be taken as wind turbines need power at the starting up process and 
the reduced topology allows power to flow in one direction only. The solution can 
include using batteries to supply the wind turbines at start up or installing bypass 
switches for the MCFC to allow reverse power flow. 
Sa1
Sb1 Db1
Sa2
Sb2 Db2
Vc
+-
i1
i2
i
Da1
Da2
 
Figure 5.8 Reduced switches count topology of two-port MCFC. 
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(a)                                                             (b) 
Figure 5.9 Reduced switches count topology MCFC operating in mode 1, (a) 
charging (b) discharging. 
 
 
 
 
 
Table 5-2 Two-port reduced MCFC modes of operation and switching states. 
 
Mode 
Higher 
Current 
Switching states 
          Sa1            Sa2            Sb1 Sb2 
 
1 i1 off on    PWM PWM 
2 i2 on  off PWM PWM 
 
All schematic diagrams for the two operating modes are presented in Appendix A.4. 
5.7 Simulation Results 
In the following subsections, the proposed MCFC topology is validated using 
PSCAD/EMTDC environment. However, the reduced MCFC topology is not 
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simulated nor tested as it offers the exact behavior of any MCFC operating in the 
forward direction modes. Additional details of the models used are presented in 
Appendix B.2. 
5.7.1 Currents balancing: MCFC 
In this case study, currents i1, i2 and i3 are set to be initially 640A, 540A and 700A, 
respectively. It is required to operate the CFC such that it redistributes the currents 
higher than the average value (i1 and i3) on all cables to achieve a balanced current 
flow operation. This can be achieved by connecting the capacitor C1 in series with 
cable 3 and capacitor C2 in series with cable 1 as both are carrying high currents 
(mode 3). The CFC switched on at t= 1.5 s to perform the desired currents balancing. 
Figure 5.10(a), (b), (c), (d) and (e) show cable currents, capacitor voltage Vc1, 
capacitor voltage Vc2, PWM1 signal and PWM2 signal, respectively. These figures 
show that the controller successfully force the currents to reach balanced operation 
at approximately 620 A. The capacitor voltages Vc1 and Vc2 are equal to 1.2 kV and 
0.5 kV respectively.  
 
Figure 5.10 MCFC currents balancing - mode 3. (a) Cable currents, (b) Capacitor 
voltage Vc1, (c) Capacitor voltage Vc2, (d) PWM1 signal, (e) PWM2 signal 
Another similar case study is shown in Figure 5.11(a), where currents i1 and i2 are 
both below the average value of the three cable currents with values 620 A and 580 
A. And i2 is considered to be the lowest current. The MCFC is operated at t= 1.5 s 
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and accurate current balancing operation is achieved by limiting the highest current 
i3. Figure 5.11(b) and (c) show both capacitor voltages Vc1 and Vc2, respectively. 
Finally, both PWM1 and PWM2 signals are shown in Figures 5.11(d) and (e), 
respectively.  
 
 
 
Figure 5.11 MCFC currents balancing - mode 3. (a) Cable currents, (b) Capacitor 
voltage Vc1, (c) Capacitor voltage Vc2, (d) PWM1 signal, (e) PWM2 signal. 
By comparing these simulation results with the one shown earlier in Chapter 4 for 
the three-port CFC extended topology, the MCFC offers more accurate results as an 
additional capacitor is introduced. Each current is controlled with a dedicated 
capacitor leading to better performance specially when there are significant 
differences in magnitude between the currents being controlled. 
5.7.2 MCFC: setting currents i1 and i3 
The proposed MCFC topology indicates that for each controlled current a dedicated 
capacitor is needed; this fact adds independent control opportunity for each 
controlled current. A simulation case is proposed to validate this concept, where 
currents i1, i2 and i3 are set to be initially 640 A, 570A and 660 A, respectively. It is 
required to operate the CFC such that it limits both currents i1 and i3 to 600 A. This 
can be achieved by connecting the capacitor C1 in series with cable 3 and capacitor 
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C2 in series with cable 1. The MCFC switched on at t= 1.5 s, Figure 5.12 (a), (b), 
(c), (d) and (e) show cable currents, capacitor voltage Vc1, capacitor voltage Vc2, 
PWM1 signal and PWM2 signal, respectively. These figures show that the controller 
succeeded in limiting the two currents, i1 and i3, to reach the predefined reference 
value. As both currents i1 and i3 are decreased throughout the MCFC operation, 
current i2 increases consequently to achieve the balance in the grid. 
 
 
Figure 5.12 MCFC currents i1 and i3 setting. (a) Cable currents, (b) Capacitor 
voltage Vc1, (c) Capacitor voltage Vc2, (d) PWM1 signal, (e) PWM2 signal 
5.7.3 MCFC: currents nulling 
Another case study is presented in this subsection, where dual functionality of the 
proposed three-port MCFC is demonstrated. Currents i3 and i1 are both to be 
controlled, the first is to be set to 600 A while the second is to be ramped to zero. 
The three cable currents are shown in Figure 5.13(a) where the MCFC is switched 
on at t= 1.5 s and successfully performs the desired task. For current i3, Figure 
5.13(b) and (d) show the relevant capacitor voltage Vc1 and PWM1 signal, 
respectively. These figures show that the capacitor voltage reaches a maximum 
value of 2.2 kV. Similarly, for current i1, Figure 5.13(c) and (e) show the relevant 
capacitor voltage Vc2 and PWM2 signal, respectively. The PWM2 signal is equal to 
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zero as the capacitor C2 is connected in series with cable 1 to charge to 4.1 kV and 
block the current flowing. 
 
Figure 5.13  MCFC nulling i3 and setting i1. (a) Cable currents, (b) Capacitor 
voltage Vc1, (c) Capacitor voltage Vc2, (d) PWM1 signal, (e) PWM2 signal 
 
 
 
More simulation results for MCFC tested in a VSC based four terminals MTDC 
grid are presented in Appendix B.2. 
 
 
5.8 Summary 
This chapter presents a generalized MCFC topology that can be installed in a MTDC 
to control currents flowing in any number of cables. The proposed topology 
succeeded in solving the limitations introduced by the extended topology proposed 
in chapter 4. In addition, introducing two capacitors instead of one in the three-port 
topology not only enhanced the performance in currents balancing, but also 
introduced dual functionality ability where each capacitor can be used to control a 
cable current independently. A reduced switch count topology is also proposed in 
this chapter where the switches and diodes responsible for reverse current control 
are eliminated, offering lower cost and smaller footprint MCFC in cases of 
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unidirectional power flow control. The proposed MCFC is simulated in different 
case studies and accurate results and fast dynamic performance are noticed. The 
validated proposed MCFC topology revealed that it can be used in real MTDC grid 
current flow control applications. 
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Chapter 
6  
Experimental Validation 
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6.1 Introduction 
To obtain experimental results and validate the MCFC topologies and control 
strategies proposed in this research project, a scaled down laboratory MCFC 
prototype is designed and built. The prototype is tested in a scaled down three and 
four MTDC grids. Two different physical controllers are used: OPAL RT OP4500 
real-time simulator and NI-Crio real-time FPGA-based controller to acquire the 
measurement signals and provide the IGBTs with all the firing signals based on the 
current operating mode. A graphical user interface (GUI) is designed for each 
controller in order to facilitate the control of all MCFC parameters and switch 
between the two proposed control strategies during operation. Experimental results 
for two-port CFC, extended topology three-port CFC, and three-port MCFC are 
obtained and presented in this chapter. 
6.2 Experimental System Configuration 
6.2.1 Scaled down MTDC grid 
A scaled down MTDC grid is prepared to allow realistic testing of the proposed 
MCFC control and topologies as shown in Figure 6.1. The grid consists of one 
generating terminal based on DC power supplies with a rating of up to 150 VDC, 
and two/three load terminals each connected to an electronic active load. Electronic 
loads give the flexibility of precisely controlling the flowing current in each cable 
and mimicking instantaneous load variations when compared with passive loads. 
The load terminals are programmed to apply sudden load changes in order to test the 
developed MCFC mode detection and change control algorithm. More details of the 
experimental setup are available in Appendix C. 
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Figure 6.1: Three and four-terminal MTDC grid schematic diagram. 
6.2.2 MCFC prototype 
The submodule circuit is designed using the Proteus software package as shown in 
Figure 6.2 and is produced using a printed circuit board milling CNC machine. Each 
submodule contains four IGBTs, each with its own gate driving circuit and isolated 
power supply. The main role of the gate driving circuit is to provide optical isolation 
between both the low power control signal side and high power switch side and the 
supply switches with the required power. The current-measurement amplification 
circuit is designed for signal conditioning purposes. 
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Figure 6.2: MCFC submodule schematic diagram. 
6.2.3 Controllers and user interface 
The MCFC prototype is tested using two different controllers. The first controller is 
the OP4500 Opal real-time simulator. The programming is carried out by building 
the control algorithms in the MATLAB/SIMULINK environment and then 
transferring them to the OP4500. This type of control is termed a rapid control 
prototyping (RCP), as modifications can be done quickly through the model, and all 
simulation parameters can be controlled online during operation. The full setup of 
the three-port MCFC controlled via OP4500 is shown in Figure 6.3. 
The second controller used is the FPGA-based National Instruments (NI) Compact 
Rio (Crio) real-time controller. The programming is carried out using the 
LABVIEW simulation environment and then the developed code is compiled and 
translated into VHDL and transferred to the FPGA. The full setup is shown in Figure 
6.4. 
Gating 
signals 
Driving 
circuits 
IGBTs
s 
Buffer 
Optocoupler 
Power supply 
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Figure 6.3: MCFC with OP4500 controller experimental setup. 
 
 
Figure 6.4: Extended topology CFC with NI-Crio controller experimental setup. 
For each controller, a GUI is designed in order to provide online control of the 
MCFC. Through this interface, the user can turn on/off the MCFC, swap between 
control strategies HCC/PID, change any desired control parameter, choose the 
MCFC function, and monitor current magnitudes and present the operating mode. 
Figure 6.5(a) and Figure 6.5(b) show both the developed GUIs. 
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(a) 
 
(b) 
 
Figure 6.5: User interface: (a) MATLAB, (b) LABVIEW. 
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6.3 Experimental Results 
The prototype is used to test the dynamic and steady state performance of the 
proposed MCFC control strategies and topologies. Table 6-1 shows the main 
parameters of the experimental setup. In the following subsections, two-port, 
extended three-port, and modular three-port CFC will be tested. 
Table 6-1: Laboratory test prototype main parameters. 
Parameter Value 
Terminal 1 70 – 150 V dc Power supply 
Terminal 2 
Terminal 3 
Terminal 4 
Cables resistance 
Cables inductance 
CFC capacitor 
N-channel IGBT 
Proportional gain 
Integral gain 
Controller time cycle 
Prodigit 3261 300 V/18 A Active load 
Prodigit 3251 150 V/8A Active load 
80V Active load 
1.2 Ohm 
1 mH 
1 mF 
HGTG10N60A4D – 70 A – 600 V 
150 
0.01 
25nS 
 
6.3.1 Two-port CFC 
6.3.1.1 Current balancing and limiting using PID controller 
Currents i1 and i2 are initially set to 3 A and 2.2 A, respectively. The CFC is 
switched on to perform the current-balancing operation. Figure 6.6 (a) and Figure 
6.6 (b) show the currents, capacitor voltage, and PWM signal at two different time 
scales. The switching frequency has a value of approximately 1.5 kHz. Figure 6.6 
(c) shows the same operation but with a sudden load change where i1 drops from 
3 A to 2.9 A and i2 drops from 2.2 A to 1.2 A. As the difference between the two 
currents has significantly increased after the load change, the capacitor voltage has 
increased from 4 V to 6 V to maintain the current-balancing process. 
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(a)                                                                          (b) 
 
(c) 
Figure 6.6: Current balancing (Y axis: 1 A/Div for i1 and i2, 2 V/Div for Vc, and 
5 V/Div for PWM): (a) balancing i1 into i2 (X axis: 20 ms/Div), (b) balancing i1 
into i2 (X axis: 1 ms/Div), (c) sudden load change (X axis: 100 ms/Div). 
 
To test the current limiting capabilities, the CFC is supplied by a reference value of 
1.7 A for current i1, as shown in Figure 6.7 (a) andFigure 6.7 (b). The CFC 
succeeded in injecting the required voltage in series with cable 1 to follow the 
reference signal where the capacitor voltage in this case is equal to 10 V. Similarly, 
Figure 6.7(a) and Figure 6.7 (b) show the same operation but with reference signal 
zero in order to dampen the current i1. The CFC capacitor fully charges, and once 
the CFC is switched on, the PWM signals are equal to zero to allow the capacitor to 
remain connected to cable 1. 
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(a)                                                                          (b) 
           
(c)                                                                          (d) 
Figure 6.7: Current limiting (Y axis: 1 A/Div for i1 and i2, 5 V/Div and 10 V/Div 
for Vc, and 5 V/Div for PWM): (a) setting i1 to 1.7 A (X axis: 2 ms/Div), (b) setting 
i1 to 1.7 A (X axis: 20 ms/Div), (c) nulling i1 (X axis: 100 ms/ Div), (d) Nulling i1 
(X axis: 10 ms/Div). 
 
 
 
 
 
6.3.1.2 Testing of HCC 
Another control strategy for the CFC discussed earlier in Chapter 4 is generating the 
PWM signals using HCC. To investigate the effect of varying the HB, four case 
studies are presented in Figure 6.8(a), Figure 6.8(b), Figure 6.8(c) and Figure 6.8(d) 
with hysteresis bands of 150 mA, 80 mA, 30 mA, and 5 mA, respectively. In each 
of the figures, current i1, current i2, capacitor voltage Vc, and generated pulses are 
demonstrated. In Figure 6.8(a), as the HB is very high, the current ripple is very high 
as well as the capacitor voltage ripple, which is approximately equal to 4 V in this 
case. On the other hand, the switching frequency is very low with a value of 300 Hz. 
By decreasing the HB to 80 mA, the voltage ripples have decreased to 2 V, and the 
switching frequency has increased to 650 Hz, as shown in Figure 6.8(b). Figure 
6.8(c) shows the result of decreasing the HB to a lower value of 30 mA. In the final 
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case, when applying a 5 mA HB, the voltage ripples are minimised to approximately 
0.4 V because of the switching frequency, which has significantly increased to 
4.5 kHz, as indicated in Figure 6.8 (d). The current-balancing operation is most 
accurate and both the capacitor peak voltage and voltage ripples are minimum when 
the CFC is operated at the lowest possible HB. Decreasing the HB allows the control 
loop to track the reference current as closely as possible, incurring higher switching 
frequencies and thus higher switching losses. However, acceptable results can be 
obtained with low switching frequencies, as shown in Figure 6.8(c), and the 
maximum switching frequency can always be limited to the desired value through 
the controller programming process. 
            
                           (a)                                                      (b) 
 
            
                           (c)                                                     (d) 
Figure 6.8: Current limiting (Y axis: 0.5 A/Div for i1 and i2, 2 V/Div for Vc, and 
5 V/Div for PWM. X axis: 1 ms/Div): (a) balancing currents HB = 150 mA, (b) 
balancing currents HB = 80 mA, (c) balancing currents HB = 30 mA, (d) balancing 
currents HB = 5 mA. 
6.3.1.3 Mode detection and changing algorithm 
The mode detection algorithm is developed using both SIMULINK and LABVIEW 
and is programmed using both OP4500 and Crio. A sudden mode load change is 
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applied during the CFC current-balancing operation to investigate the performance 
of the proposed mode detection and change algorithm. A case is presented where the 
CFC is successfully operating in mode 1, which balances both currents i1 and i2 
with values 2.7 A and 2.2 A, respectively. A load change is applied such that the 
new values of i1 and i2 are 2.8 A and 3.6 A, respectively, leading to operation in 
mode 2. Figure 6.9(a) illustrates that, without activating the mode detection 
algorithm, the balancing operation will stop under the sudden load change as the 
CFC continues with the wrong switching states.  
In Figure 6.9(b), the proposed mode detection and change algorithm is activated, 
and for the same case study, the mode change is detected instantaneously, and the 
current-balancing operation continuous fluently. Due to the high difference in the 
currents that resulted due to the mode change process, the capacitor voltage 
consequently increases to maintain balanced currents. A closer view is shown in 
Figure 6.9(c) for the same case, where once i2 increased and crossed the predefined 
window, the CFC can detect the mode change. Figure 6.9(d) shows a similar case 
where the CFC is already operating in mode 2, and a load change is applied to swap 
the current values and to change the operating mode to 1. In this case, the CFC turn 
off time is inserted as 100 ms to show how the mode detection and change algorithm 
perform. 
The same proposed algorithm can be expanded easily to be applied to n-port MCFCs 
and can be designed based on the desired operating conditions.  
 
           
                           (a)                                                          (b) 
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                           (c)                                                 (d) 
Figure 6.9: Mode detection (Y axis: 1 A/Div for i1 and i2, 2 V/Div for Vc, and 
5 V/Div for PWM): (a) mode change without detection (X axis: 40 ms/Div), (b) 
mode change with detection (X axis: 200 ms/Div), (c) mode change with detection 
(X axis: 1 ms/Div), (d) mode change with 100 ms CFC off time (X axis: 
400 ms/Div). 
6.3.1.4 Effect of varying capacitance 
The CFC capacitor is one of the key elements in designing the CFC, and as discussed 
in Chapter 4, the value of the capacitor can be estimated based on the network 
parameters. An experimental case study is proposed with four different capacitor 
values and a fixed 30 mA HB, in order to investigate the effect of varying the 
capacitance and its effect on the functionalities and performance of the CFC. By 
installing a very low capacitor in the CFC with a value of 47 uF, Figure 6.10(a) 
shows that the small capacitance increases the capacitor voltage to a value of 8 V, 
high current ripples, and high voltage ripples, leading to poor performance. 
Installing a small capacitor also increases the switching frequency, which reaches 
3 kHz in this case. By increasing the capacitor value to 220 uF and 1 mF, as shown 
in Figure 6.10(b) and Figure 6.10(c), respectively, the capacitor voltage has 
decreased to 2.8 V and 2.2 V, respectively. Finally, a large 9.6 mF capacitor is 
installed, and the results are shown in Figure 6.10(d), where the minimum current 
and voltage ripples are observed. The capacitor voltage is equal to 2 V, and the 
switching frequency has dropped to 875 Hz in this scenario.  
As implied by the results, the CFC capacitor must be chosen with a value that is as 
high as possible. Higher capacitance provides smoother CFC operation with 
minimum capacitor voltage and low current and voltage ripples. Another advantage 
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of installing a large capacitor is minimising the switching frequency, which leads to 
minimising the switching losses. 
           
                           (a)                                                      (b) 
 
           
                           (c)                                                        (d) 
 
Figure 6.10: Effect of CFC capacitor value (Y axis: 0.5 A/Div for i1 and i2, 2 V/Div 
for Vc, and 5 V/Div for PWM): (a) CFC capacitor = 47 uF (X axis: 1 ms/Div), (b) 
CFC capacitor = 220 uF (X axis: 1 ms/Div), (c) CFC capacitor = 1 mF (X axis: 
1 ms/Div), (d) CFC capacitor = 9.6 mF (X axis: 4 ms/Div). 
 
 
 
 
6.3.2 Extended three-port CFC 
The proposed extended topology is tested by building a three-port CFC prototype, 
using three submodules and a single capacitor, as shown earlier in Figure 6.4. A case 
study is presented where i1, i2, and i3 are initially equal to 3.5 A, 0.5 A, and 3.2 A, 
respectively, as shown in Figure 6.11(a). The CFC is switched on to operate in mode 
6 and performs the current-balancing operation, providing satisfactory results. By 
changing the values of i1 and i3 to 3.7 A and 3.1 A, respectively, the drawback of 
this extended topology starts to appear, as illustrated in Figure 6.11(b). When the 
single capacitor is inserted in series with both cables 1 and 3 at the same time, both 
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currents i1 and i3 will decrease by the same amount and hence maintain the 
difference between them, which may not result in an optimum balancing operation. 
                 
                           (a)                                                          (b) 
Figure 6.11: Extended topology (Y axis: 1 A/Div for i1, i2 and i3, X axis: 
400 ms/Div): (a) low differences in current (b) high differences in current.  
6.3.3 Three-port MCFC 
In this subsection, a three-port MCFC prototype is built using six submodules and 
two single capacitors, as shown earlier in Figure 6.3. Three case studies are presented 
to evaluate the performance and validate the proposed topology. 
6.3.3.1 MCFC current balancing 
Cable currents i1, i2, and i3 are initially equal to 2A, 0.75 A, and 1.75 A, 
respectively. The MCFC is turned on to perform the current-balancing operation in 
mode 3, as illustrated in Figure 6.12(a). The currents are balanced successfully to an 
approximate value of 1.5 A. Capacitor voltages, in this case Vc1 and Vc2, are 
portrayed in Figure 6.12(b) and Figure 6.12(c), respectively. Additionally, Vc1 is 
higher than Vc2, as current i1 is relatively higher than current i3. Finally, the two 
PWM signals, P1 and P2, are shown in Figure 6.12(d) where P2 starts switching 
earlier than P1, as current i3 is closer to the reference value than i1. 
The results from this case study can be compared to extended topology results 
presented in the previous section, where currents can be controlled independently 
based on their values and very accurate performance can be obtained by dedicating 
a single capacitor with its dependant control circuit for each cable. 
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                           (a)                                                       (b) 
                 
                           (c)                                                         (d) 
Figure 6.12: Current balancing – three-port MCFC (Y axis: 0.5 A/Div for i1, i2, and 
i3, 1 V/Div for Vc, and 5 V/Div for PWM, X axis: 2 ms/Div): (a) balanced currents, 
(b) capacitor voltage Vc1, (c) capacitor voltage Vc2, (d) PWM signals P1 and P2. 
6.3.3.2 MCFC current setting 
Another case study is presented where currents i1 and i2 are the higher currents 
(mode 1) and the reference values of the controllers are set as zero for i1 and 1.25 A 
for i2. The proposed MCFC succeeds in nulling current i1 and setting current i2 at 
the desired value, as demonstrated in Figure 6.13(a); i3 is increased to a value that 
maintains the energy balance in the grid. The corresponding capacitor voltages, Vc1 
and Vc2, are presented in Figure 6.13(b) and Figure 6.13(c), respectively. The 
capacitor C1 is charged to block current i1. The relevant PWM signals are shown in 
Figure 6.14(d), where P1 remains zero to allow C1 to charge from cable 1, and P2 
is the pulse width, modulated to let i2 achieve the required set-point value. Fluent 
operation of the MCFC can be noticed.  
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                           (a)                                                               (b) 
 
              
                           (c)                                                              (d) 
Figure 6.13: Setting i2 and nulling i1 – MCFC (Y axis: 0.5 A/Div for i1, i2, and i3, 
5 V/Div for Vc, and 5 V/Div for PWM, X axis: 10 ms/Div): (a) cable currents, (b) 
capacitor voltage Vc1, (c) capacitor voltage Vc2, (d) PWM signals P1 and P2. 
6.3.3.3 MCFC current nulling 
Similarly, both reference values of currents i1 and i2 are set to zero to ramp both 
currents down to zero. For this case, currents i1, i2, and i3 are presented in Figure 
6.14(a). Capacitor voltages Vc1 and Vc2 are shown in Figure 6.14(b) and Figure 
6.14(c), and both capacitors charge to block currents flowing in cables 1 and 2. The 
PWM signals are shown in Figure 6.14(d), as both signals are equal to zero all the 
time to keep capacitors C1 and C2 connected in series with cables 1 and 2, 
respectively. 
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                           (a)                                                           (b) 
 
              
                           (c)                                                             (d) 
Figure 6.14: Nulling i1and i2 – MCFC (Y axis: 1 A/Div for i1, i2, and i3, 5 V/Div 
for Vc, and 5 V/Div for PWM, X axis: 4 ms/Div): (a) cable currents, (b) capacitor 
voltage Vc1, (c) capacitor voltage Vc2, (d) PWM signals P1 and P2. 
6.4 Summary 
In this chapter, the details of designing and building the scaled down CFC and 
MCFC prototypes are explained in detail. Proposed modes of operation and control 
strategies for the CFC are validated using the experimental prototype. The effect of 
varying the CFC’s capacitor value is demonstrated, and it is concluded that larger 
capacitors give better performance, and less capacitor peak voltage and current 
ripples are experienced. The HCC is tested closely under several different HB 
values, and the results indicated that lower HB values give more accurate 
performance because of the increase of switching frequency and losses. 
Finally, both the proposed extended three-port CFC and the MCFC topology are 
tested, and more accurate results are achieved with the MCFC, when comparing their 
results. In addition, the dual functionality offered by the three-port MCFC is 
demonstrated in simultaneously controlling the cable currents. 
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7.1 Conclusions 
The concept of forming Multi Terminal HVDC grids is being considered due to the 
increase of offshore wind farms recently in the North Sea area. As a result, 
researchers and industry leaders biased their work towards solving emerging 
challenges that prevent the idea of multi terminal super grids from being established 
reliably. The difference in characteristics between AC and DC power prevents the 
use of available AC power system protection schemes, circuit breakers, transformers 
and power flow control methods with new DC grids.  
 
In this thesis, AC/DC converter topologies and MT-HVDC grids configurations are 
reviewed. Available power and current flow control methods are investigated as 
well, and methods such as voltage droop control, voltage margin control, insertion 
of series resistors, insertion of series voltage sources and utilization of AC/DC 
converters are investigated. Furthermore, operating modes, a dynamic mathematical 
model and control schemes are developed for a two-port CFC and validated using 
both computer simulation and scaled down laboratory experiments. The CFC 
capacitor and IGBTs are subjected to relatively low voltage when compared the grid 
rated voltage, resulting in low cost and small footprint of the CFC, giving it 
superiority as a solution for offshore installations. A number of functionalities such 
as currents balancing, current limiting, and current nulling of the CFC are discussed 
and evaluated. Results shows that the proposed CFC can be utilized reliably for the 
current flow control applications in multi-terminal HVDC systems. A three-port 
extended topology is proposed along with its relevant modes of operation and 
control circuit. This simple extended topology gave acceptable results only in cases 
where the controlled currents are close in magnitude; as it utilizes only one capacitor 
no matter how many ports it has. To overcome this drawback, a new generalized 
modular CFC topology is proposed with the aim to allow each current to be 
controlled with a dedicated capacitor and a control circuit with an independent 
reference signal. Furthermore, a reduced switched count topology is proposed 
cutting the cost and footprint of the MCFC to half in cases of unidirectional current 
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flow control. The proposed MCFC topologies are tested in three-port configuration 
using both computer simulation and experimental prototyping. The MCFC revealed 
its ability to control subject currents accurately and independently when compared 
to the extended topology. Fast dynamic response and accurate performance of the 
proposed MCFC are explored and results show that the newly proposed MCFC 
topology, control and operation offer a low cost - small footprint promising solutions 
for next generations DC grids current flow control problems. The produced work 
forms solid ground for further research and development in this area. 
 
7.2 Summary of Contributions 
The summary of contributions achieved in this project is listed below: 
 
 Conducting a detailed review on AC/DC converter topologies, MT-
HVDC grid configuration and available power and current control 
methods in the literature. 
 Development of operating modes, mathematical model and two control 
strategies based on PI and HCC for the two-port current flow controller 
and validating them through computer simulation and experimental 
prototyping.  
 Conducting a single capacitor extended CFC topology, and highlighting 
its advantages and drawbacks.  
 Design of an automatic operating mode detection and changing control 
unit, allowing continuous operation of the CFC during load variations 
that may lead to sudden operating mode changes. 
 Development of a modular generalized topology for the CFC, allowing 
it to be applied in more complex MTDC grids, and solving the drawbacks 
generated from the single capacitor extended CFC topology where 
independent currents control is achieved accurately. 
139 
 
 
 
 
 
 
 Proposing a reduced switches count topology, which may reduce the cost 
and footprint of the MCFC by half in cases of unidirectional current 
control. 
7.3 Recommendation for Future Research 
The author recommendations for future research are as follows: 
 Investigation of the CFC ability to contribute to DC protection. 
 Finding out the necessity of deploying more than one MCFC in large MTDC 
grids and whether a master control unit will be needed. 
 Investigation of the effect of CFC on power system stability. 
 Determine the significance of incorporating Artificial Intelligent (AI) control 
strategies such as Artificial Neural Networks (ANN) on the mode detection 
and change control unit.  
 Quantitative evaluation of MCFC operating losses under different operating 
modes and conducting a detailed comparison with losses resulting from 
AC/DC and DC/DC converters performing similar tasks. 
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A.1 Two ports CFC schematics 
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Figure A.1: Two port CFC in mode 1. (a) Charging from cable 1. 
(b) Discharging in cable 2. 
i1
Sa1 Sb1
Sc1 Sd1
Sa2 Sb2
Sc2 Sd2
Vc
Sa1 Sb1
Sc1 Sd1
Sa2 Sb2
Sc2 Sd2
Vc
+- +-
i1
i2
i1
i2
iViV
Da1 Db1
Dc1 Dd1
Da2 Db2
Dc2 Dd2
Da1 Db1
Dc1 Dd1
Da2 Db2
Dc2 Dd2
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Figure A.2 Two port CFC in in mode 2. (a) Charging from cable 2. 
(b) Discharging in cable 1. 
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Figure A.3 Two port CFC in in mode 3 (reverse). (a) Charging from cable 1. 
(b) Discharging in cable 2. 
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Figure A.4 Two port CFC in mode 4 (reverse). (a) Charging from cable 2. 
Discharging in cable 1. 
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A.2 Three ports CFC (extended topology) 
schematics 
Sa1 Sb1
Sc1 Sd1
Sa2 Sb2
Sc2 Sd2
Sa3 Sb3
Sc3 Sd4
i1
i2
i3
Vc
+-
Sa1 Sb1
Sc1 Sd1
Sa2 Sb2
Sc2 Sd2
Sa3 Sb3
Sc3 Sd4
i1
i2
i3
Vc
+-
 
(a)                                                           (b) 
Figure A.5 Extended CFC mode 1. a) Charging from cable 1, b) Discharging in 
cables 2 and 3. 
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Figure A.6  Extended CFC mode 2 a) Charging from cable 2, b) Discharging in 
cables 1and 3. 
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Figure A.7 Extended CFC mode 3 a) Charging from cable 3, b) Discharging in 
cables 2 and 3. 
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Figure A.8 Extended CFC mode 4 a) Charging from cables 1 and 2, b) Discharging 
in cable 3. 
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Figure A.9 Extended CFC mode 5 a) Charging from cables 2 and 3, b) Discharging 
in cable 1. 
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Figure A.10 Extended CFC mode 6 a) Charging from cables 1 and 3, b) 
Discharging in cable 2. 
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Figure A.11 Extended CFC m ode 7 (reverse) a) Charging from cable 1, b) 
Discharging in cables 2 and 3. 
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Figure A.12 Extended CFC mode 8 (reverse) a) Charging from cable 2, b) 
Discharging in cables 1 and 3. 
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Figure A.13 Extended CFC mode 9 (reverse) a) Charging from cable 3, b) 
Discharging in cables 1 and 2. 
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Figure A.14 Extended CFC mode 10 (reverse) a) Charging from cables 1 and 2, b) 
Discharging in cable 3. 
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Figure A.15 Extended CFC mode 11 (reverse) a) Charging from cables 2 and 3, b) 
Discharging in cable 1. 
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Figure A.16 Extended CFC mode 12 (reverse) a) Charging from cables 1 and 3, b) 
Discharging in cable 2.  
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A.3 Three ports modular CFC schematics 
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Figure A.17 Three port MCFC operating in mode 1(charging period). 
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Figure A.18 Three port MCFC operating in mode 1(discharging period). 
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Figure A.19 Three port MCFC operating in mode 2 (charging period). 
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Figure A.20 Three ports MCFC operating in mode 2 (discharging period). 
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Figure A.21 Three ports MCFC operating in mode 3 (charging period). 
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Figure A.22 Three ports MCFC operating in mode 3 (discharging period). 
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Figure A.23 Three ports MCFC operating in mode 4 - reverse (charging period). 
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Figure A.24 Three ports MCFC operating in mode 4 - reverse (discharging period). 
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Figure A.25 Three ports MCFC operating in mode 5 - reverse (charging period). 
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Figure A.26 Three ports MCFC operating in mode 5 - reverse (discharging period). 
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Figure A.27 Three ports MCFC operating in mode 6 - reverse (charging period). 
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Figure A.28 Three ports MCFC operating in mode 6 - reverse (discharging period). 
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Figure A.29 Reduced switches count topology MCFC operating in mode 1. a) 
Charging period, b) discharging period. 
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Figure A.30 Reduced switches count topology MCFC operating in mode 2. a) 
Charging period, b) discharging period. 
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Figure B.2 Three port CFC MATLAB model.  
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Figure B.3 MATLAB model of VSC based three terminals grid with CFC. 
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Figure B.4 MATLAB model of three port MCFC. 
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Figure B.6 PSCAD three port CFC extended topology with HCC. 
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Figure B.7 PSCAD model of three port MCFC. 
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Figure B.8 VSC based four terminals DC grid with MCFC inserted simulation 
model. 
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Figure B.9 Converter station 1 control circuits (voltage regulating). 
 
 
 
Figure B.10 Converter station 2 control circuit (power control). 
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Figure B.11 MCFC performing currents balancing: mode 3. a) Cable currents, b) 
Capacitor voltage Vc1, c) Capacitor voltage Vc2 
 
Figure B.12 Dynamic performance of MCFC under sudden load change. 
(a) Cable currents, (b) Terminal voltages, (c) Active powers. 
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Figure B.13 Setting i1 and i3. (a) Cable currents, (b) Capacitor voltage Vc1, 
(c) Capacitor voltage Vc2. 
 
 
 
Figure B.14 MCFC performing simultaneous tasks. (a) Setting i3 to 0.375kA and 
balancing i1 and i2, (b) Nulling i3 and setting i1 to 0.6kA. 
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Figure C.1 OPALT RT GUI. 
 
Figure C.2 OPAL RT master code. 
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C.2 LABVIEW Programming Code 
 
 
Figure C.3 LABVIEW front panel GUI. 
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186 
 
 
 
 
 
 
 
Figure C.5 LABVIEW PID controller loop. 
 
Figure C.6 LABVIEW controller selection loop. 
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Figure C.7 LABVIEW CFC bypass case 0. 
 
Figure C.8 LABVIEW CFC mode 1. 
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Figure C.9 LABVIEW CFC mode 2. 
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